





- Testing is among the most expensive aspects of digital VLSI design:
 - Logic verification accounts for more than 50% of the design effort for most VLSI designs
 - Debug after fabrication incurs extreme costs
- Example: Intel FDIV bug (1994)
 - Logic error found after >1M parts shipped
 - Recall cost \$450M; image loss even worse

1096



1098



- Logic bugs vs. electrical failures
 - Most failures are logic bugs from insufficient simulations, bad testing strategy, etc.
 - Some are electrical failures: crosstalk, leakage, charge sharing, ratio failures, etc.
 - Some fabrication errors: process variation
- Fix the bugs and fabricate corrected chip

• Main goal: First time right!







































































