



## Careful with sequential logic

- Digital VLSI designs often fail because of timing issues and not wrong functionality
- Correct and deterministic operation can only be guaranteed if all signals settled before stored in flip-flop, latch, RAM, etc.
- There are essentially three ways
  - Synchronous clocking
  - Asynchronous clocking
  - (Self-timed clocking)



979









984

## Why is careful clocking important

- Glitches/hazards are unwanted transients
  - Glitch is what you see, hazard is the cause
  - Causes: Reconvergent fan-outs, multiple inputs that change at different time instants, etc.
- Critical rule: clocks, asynchronous reset, write lines of RAMs etc. must always be glitch free



## Rules for safe synchronous designs

- Strictly separate reset, clock, and information signals (data, control, test, etc.)
- Allow all signals to settle before storage
- No unclocked bistables (e.g., SR latch)
- No zero-latency feedback loops
- No logic on clock/reset signals\*
- Distribute clock & async. reset by fanout tree
- Never use reset for functionality (gated reset)

\*terms and conditions may apply





















O

996

- Required to force circuit into predefined state (initialization)
- Determines when to enter a given state
- Usually applied at beginning of time/operation
- Rarely applied during operation
  → common exception: watchdog



























## Things to remember

- Glitches must be avoided on reset signal
- No logic on reset signal allowed
- Never use reset to implement functionality
- Careful with timing on reset signal
- Distribute reset signal by fanout tree
- All flip-flops should have a reset input
  - Simplifies design for test
  - Avoids unknown states that remain forever

.010















21











