


Lecture 24: Carry save adder & multipliers


866


A common problem in Homework 3


## Switching activity and power


867
































## Optimization for power not easy

- Dynamic power depends on
  logic topology, gate timing, input statistics
- There is no standard approach:
  - implement logic with as few gates as possible
  - reduce voltage if you can
  - optimize for speed and reduce voltage
  - don't oversize your gates (just right!)
  - reduce toggle & glitch activities
  - balance delays (avoid glitches)
  - keep capacitances low (wires etc.)

880

