

ECE4740: Digital VLSI Design

Lecture 24: Carry save adder & multipliers

866

A common problem in Homework 3

Switching activity and power

867

Recap: dynamic power consumption

- Dynamic power consumption dominated by charging/discharging capacitors

$$P_{total} = V_{DD}^2 f_{clk} \sum_k \frac{\alpha_k}{2} C_k$$

clock frequency

node/gate index

switching activity (per clock cycle)


load capacitance for node k

- Switching activity α_k depends on logic

868

Dynamic power consumption

- Static component
 - only dependent on topology of logic network
- Dynamic component
 - dependent on dynamic behavior → **glitching**



869

Probabilistic model

- Depends on logic function
- Assume
 - N-input logic gate (2^N outputs)
 - inputs are i.i.d. uniformly distributed
- Transition probability is

$$\alpha = 2 \frac{N_0}{2^N} \frac{N_1}{2^N}$$

#of zero entries
in truth table

#of one entries
in truth table

A	B	not(A+B)
0	0	1
0	1	0
1	0	0
1	1	0

870

Probabilistic model (cont'd)

A	B	not(A+B)
0	0	1
0	1	0
1	0	0
1	1	0

NOR2 gate with iid inputs

$$\alpha = 2 \frac{N_0}{2^N} \frac{N_1}{2^N} = 0.375$$

A	B	XOR(A,B)
0	0	0
0	1	1
1	0	1
1	1	0

XOR gate with iid inputs

$$\alpha = 2 \frac{N_0}{2^N} \frac{N_1}{2^N} = 0.5$$

- Only clock achieves >50% toggle rate

871

Non-uniform input statistics

- p_a = probability that input A is 1
- p_b = probability that input B is 1

	switching activity
AND	$2*(1-p_a*p_b)p_a*p_b$
OR	$2*(1-p_a)*(1-p_b)*[1-(1-p_a)*(1-p_b)]$
XOR	$2*[1-(p_a+p_b-2*p_a*p_b)]*(p_a+p_b-2*p_a*p_b)$

- Complicated & not very useful in practice

872

No need for a general formula!


- You only need probabilities p_a , p_b , and p_c of output being 1
 - Assume they are independent across inputs and time
- Compute probability of $f(A,B,C)=1$
 - $P1=(1-p_a)*p_b*(1-p_c)+p_a*p_b*p_c$
 - $f(A,B,C)=0 \rightarrow P0=1-P1$
- Compute transition probability

A	B	C	f(A,B,C)
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

873

Switching probabilities?

- Consider two time steps




only correct if
data is
independent
over time

- How likely is a transition going to happen?
 - $\Pr[0 \rightarrow 1] = P_0 * P_1$
 - $\Pr[1 \rightarrow 0] = P_1 * P_0$
- $$\alpha = 2 * P_1 * P_0$$

874

Inter-signal correlations

- Switching activity difficult to estimate as there is correlation across space and time





- One has to use conditional probabilities
- Timing does matter \rightarrow glitches

875

Power reduction via restructuring

- Logic restructuring



- Chain implementation: **lower total switching activity** than tree (for i.i.d. uniform inputs)
- Insert signals with higher transition rate at the end of the chain

876

Simulative static activity analysis


- Generate a series of representative inputs
- Simulate and record the logic activity
- Use these activities along with the node capacitances to estimate the power

$$P_{stat} = V_{DD}^2 f_{clk} \sum_k^K \frac{\alpha_k}{2} C_k$$

- There are tools that help you! YAY!**

877

Dynamic component: glitches




- In this (silly) example: output should be 1
- Propagation delay of inverter causes glitch
- Extraction of glitching activity requires accurate timing models and CAD tools!

878

Reduce glitching: balance delays

- Glitching (or dynamic hazards) due to mismatch in path length of logic network



- Remember the chain vs. tree logic
– contradicting design goals...

879

Optimization for power **not easy**

- Dynamic power depends on
 - logic topology, gate timing, input statistics
- There is no standard approach:
 - **implement logic with as few gates as possible**
 - reduce voltage if you can
 - optimize for speed and reduce voltage
 - don't oversize your gates (just right!)
 - reduce toggle & glitch activities
 - balance delays (avoid glitches)
 - keep capacitances low (wires etc.)

880

Faster multi-operand additions

Carry save adders

881

Multi-operand addition

- Add four N-bit numbers: $\text{Sum} = A+B+C+D$
- Straightforward solution: Use 3 N-bit carry propagate adders \rightarrow large and slow




Image taken from: CMOS VLSI Design: A Circuits and Systems Perspective by Weste, Harris

882

Better: carry save adder (CSA)

- Remember: Full adder sums 3 inputs and produces 2 outputs (3:2 compressor)
 - Essentially adding three 1-bit numbers
- N full adders in parallel \rightarrow carry save adder





Image taken from: CMOS VLSI Design: A Circuits and Systems Perspective by Weste, Harris

883

Carry save adder (CSA)

- Main idea: **Don't propagate carry signal until last possible stage**



884

Redundant CSA format

- Assume we compute 0110 + 0011
- Carry propagate adders compute:
- Carry save adders compute:

$$\begin{array}{r}
 0110 \\
 +0011 \\
 \hline
 =1001
 \end{array}$$

carry propagated

$$\begin{array}{r}
 0110 \\
 +0011 \\
 \hline
 =0121
 \end{array}$$

think non-binary, redundant number format


$$\begin{array}{r}
 S_4 S_3 S_2 S_1 = 0101 \\
 C_4 C_3 C_2 C_1 0 = 00100
 \end{array}$$

adding these numbers → final result

885


CSA-based m-operand adder

- Use m-2 CSA stages and **keep results in carry save redundant form**
- Final carry propagate adder computes result



886

Example: 4-operand addition




887

Area and delay

- Area & delay of CSA-based m-operand adders
 - $A = (m-2)A_{CSA} + A_{CPA}$
 - $T = (m-2)T_{CSA} + T_{CPA}$
- Since some inputs are 0, FA can be replaced by HA circuits (reduces area)
- There are m-operand adders that are faster
 - use CPA tree (Wallace or Dadda trees)
 - $A = O(m \cdot N + N \log(N))$
 - $T = O(\log(m) + \log(N))$

888


Wallace tree: 7-operand example



- Only 4 CSA blocks in series (compared to $7-2=5$ for regular array)
- $T = O(\log(m) + \log(N))$
- $A = O(mN + N \log N)$

889

Example: Wallace tree generation*



*not easy: Parhami, "Computer Arithmetic," 2nd Ed., Oxford Univ. Press, 2009

890

CSA adders are very useful

- Can be used to shorten critical path and reduce area in a large number of circuits
- Examples:
 - Sequential accumulators
 - Sequential adders
 - Multi-input counters
 - CORDICs
 - Fast multipliers (!)

free lunch!


VLSI design tools are not very good at optimizing sequential circuits

891

CSA adder summary and an example

- Can shorten critical path and reduce area
- CSA optimizations often done manually (exception: multipliers or m-operand adders)

Any idea how?



892

Another key building block

Multiplier circuits

893

Why important?

- Multipliers are a key arithmetic block in a large number of applications:
 - FIR/IIR filters
 - Matrix-vector products
 - Computer graphics (games!)
 - Fast Fourier transforms (FFTs)
 - Scientific computing
 - Etc...

and they are rather slow, large, and energy inefficient...

894

Binary-valued multiplication

$$A = \sum_{i=0}^{M-1} a_i 2^i \qquad B = \sum_{j=0}^{N-1} b_j 2^j$$


- Coefficients a_i and b_j are in $\{0,1\}$

$$Z = A \cdot B = \sum_{i=0}^{M-1} \sum_{j=0}^{N-1} a_i b_j 2^{i+j}$$

essentially a big addition

895


Multiplication as repeated additions



- Final result (product) is obtained through multi-operand addition

896

Example



- Produce M partial products of N -bit
- Sum these to produce $M+N$ bit product


897

Shift and add multiplication

- Right shift and add
 - Partial products array rows are accumulated from top to bottom on an N-bit adder
 - After each addition, right shift the accumulated partial product to align with next row to add
 - $T=O(N*T_{add})$ which is $O(N^2)$ for an RCA
- How to make it faster:
 - Use faster adder
 - Reduce # of partial products \rightarrow Booth's recoding
 - Use carry save adders

898

Partial product generation



- In most cases, the partial product array has many zero rows that have no impact on result


899

Booth's recoding method

- Goal: Reduce number of generated PPs
- Example:
 - Assume multiplier is 01111110
 - Generates 6 non-zero PPs
 - Recode multiplier to 10000010 1 indicates -1
 - Recoded number has only 2 non-zero PPs
- Booth's recoding method reduces the number of non-zero PPs by half
 - Lower area and faster → but complicated ☹

900

The array multiplier



901

Image taken from: Digital Integrated Circuits (2nd Edition) by Rabaey, Chandrakasan, Nikolic