

# ECE4740: Digital VLSI Design

Lecture 21: Adder circuits


758

Recap

## Adder circuits

759

## The full adder (FA)




A	B	C <sub>in</sub>	C <sub>out</sub>	S	carry status
0	0	0	0	0	kill (K)
0	0	1	0	1	kill (K)
0	1	0	0	1	propagate (P)
0	1	1	1	0	propagate (P)
1	0	0	0	1	propagate (P)
1	0	1	1	0	propagate (P)
1	1	0	1	0	generate (G)
1	1	1	1	1	generate (G)

- $G = A * B$
- $P = A \oplus B$
- $K = !A * !B$
- $S = A \oplus B \oplus C_{in} = P \oplus C_{in}$
- $C_{out} = A * B + A * C_{in} + B * C_{in}$   
 $= G + P * C_{in}$

760

## Ripple carry adder (RCA)



- $t_{pd,RCA} \approx (N-1)t_{pd,carry} + t_{pd,sum}$
- **Goal: make fastest possible carry path!**


761

We can make adders even faster!

## Fast carry-chain designs

762

## Overview: some binary adder circuits



- As always, there is an area/time trade-off

763

## How can we make adders faster?

- One approach to fast N-bit adder designs  
→ low-latency carry network
- What matters is whether in a given bit position  $i$  carry is
  - generated:  $G_i = A_i * B_i$
  - propagated:  $P_i = A_i \oplus B_i$
  - (killed:  $K_i = !A_i * !B_i$ )
- Carry recurrence:  $C_{i+1} = G_i + P_i C_i$

764

## The carry recurrence

- Recurrence:  $C_{i+1} = G_i + P_i C_i$

$$C_1 = G_0 + P_0 C_0$$

$$C_2 = G_1 + P_1 G_0 + P_1 P_0 C_0$$

$$C_3 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$$


$$C_4 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_0$$

- In principle, we can generate carry signals without propagation (i.e., just from inputs)
- Such CMOS gates would be slow


765

## Manchester carry chain (MCC)

static solution:



dynamic solution:




- Switches controlled by GPK
- GPK can be pre-computed in parallel for all inputs

766

Image taken from: Digital Integrated Circuits (2nd Edition) by Rabaey, Chandrakasan, Nikolic

## Manchester carry chain\* (cont'd)



- Total delay of
  - time to form switch control signals  $G_i$  and  $P_i$
  - setup time for the switches
  - propagation delay through N switches in worst case

\*uses inversion property

767

Image taken from: Digital Integrated Circuits (2nd Edition) by Rabaey, Chandrakasan, Nikolic

# (MCC stick diagram)





Image taken from: Digital Integrated Circuits (2nd Edition) by Rabaey, Chandrakasan, Nikolic 768

# Dynamic 4-bit MCC adder




769

Another (often confusing) trick

## Carry-skip adder

770


## Carry-skip (or bypass) adder



- If  $BP = P_0 P_1 P_2 P_3 = 1$  then  $C_{0,3} = C_{i,0}$ , otherwise block itself generates (or kills) carry internally

771


## N-bit adder with groups of B=4 bit



- Worst case: ripples 0-3, skips middle two groups, ripples through last group 12-15

Image adapted from: CMOS VLSI Design: A Circuits and Systems Perspective by Weste, Harris 772

## Critical path revisited



$$t_{add} = t_{setup} + Bt_{carry} + (N/B - 1)t_{skip} + Bt_{carry} + t_{sum}$$

773




## Optimal block size and time

- Assume one stage of ripple ( $t_{\text{carry}}$ ) has same delay as skip stage ( $t_{\text{skip}}$ ) and both =1
- $T_{\text{add}} = t_{\text{setup}} + Bt_{\text{carry}} + (N/B - 1)t_{\text{skip}} + Bt_{\text{carry}} + t_{\text{sum}}$   
 $= 1 + 2*B + N/B$
- Optimal block size  $B_{\text{opt}}$  is:  $dT_{\text{add}}/dB = 0$
- Bits per stage:  $B_{\text{opt}} = \text{sqrt}(N/2)$
- Optimal delay:  $T_{\text{add,opt}} = 1 + 3*\text{sqrt}(2*N)$

774

## Improving the carry skip adder

- Variable block sizes:
  - Using shorter groups at the beginning and end, and longer groups in the middle
  - Reduces critical path (a little)



775


Yet another trick

## Carry-select adder (CSA)

776


## Carry select adder

- **Pre-compute** carry out for each block for  $C_{in}=0$  and  $C_{in}=1$  (can be done in parallel)
- Select correct outputs as soon as  $C_{in}$  is ready



777

## Critical path of carry select adder




$$T_{add} = t_{setup} + B t_{carry} + N/B t_{mux} + t_{sum}$$

through either 0 carry or 1 carry

778

## Square root carry select adder

- Use increasing group sizes (increment 1)



779

# Delay of square root CSA

- $T_{add} = t_{setup} + 2*t_{carry} + \text{sqrt}(N)*t_{mux} + t_{sum}$

- Significantly faster than ripple adder for large N

for a very small number of bits, SQRT CSA might not be better





Image taken from: CMOS VLSI Design: A Circuits and Systems Perspective by Weste, Harris

780

# Adders = science (or used to be)




781

We can do better

## Parallel prefix/tree adders

782

## Full adder (FA)



$$G = A * B$$

$$P = A \oplus B$$

$$S = P \oplus C_{in}$$

$$C_{out} = G + P * C_{in}$$

783

## Recall the carry recurrence

- Remember:  $C_{i+1} = G_i + P_i C_i$

$$C_1 = G_0 + P_0 C_0$$

$$C_2 = \text{your turn (only use } G_1, G_0, P_1, P_0, C_0)$$

$$C_2 = \boxed{(G_1 + P_1 G_0)} + \boxed{(P_1 P_0)} C_0$$



New **group generate** and **group propagate** signals!!!

784

## The carry operator •

- Recurrence:  $C_{i+1} = G_i + P_i C_i$

$$C_1 = \boxed{G_0} + \boxed{P_0} C_0$$

$$C_2 = \boxed{(G_1 + P_1 G_0)} + \boxed{(P_1 P_0)} C_0$$

- Define carry operator • on the tuple  $(G, P)$

$$(G_i, P_i) \bullet (G_{i-1}, P_{i-1}) = (G_{i+1}, P_{i+1})$$

$$\text{with } G_{i+1} = \boxed{G_i + P_i * G_{i-1}} \text{ and } \boxed{P_{i+1} = P_i * P_{i-1}}$$

785

## The carry operator $\bullet$ (cont'd)

- Think about it as an operation on a tuple:

$$(G_i, P_i) \bullet (G_{i-1}, P_{i-1}) = (G_i + P_i * G_{i-1}, P_i * P_{i-1})$$

- This operation is **not commutative**, i.e.,


$$(G_i, P_i) \bullet (G_{i+1}, P_{i+1}) \neq (G_{i+1}, P_{i+1}) \bullet (G_i, P_i)$$

786

## The carry operator $\bullet$ (cont'd)

- But satisfies the **associative property**, i.e.,

$$\begin{aligned} & [(G_{i-1}, P_{i-1}) \bullet (G_i, P_i)] \bullet (G_{i+1}, P_{i+1}) \\ &= (G_{i-1}, P_{i-1}) \bullet [(G_i, P_i) \bullet (G_{i+1}, P_{i+1})] \end{aligned}$$



787

## General idea of prefix adders

- Given the  $G_i$  and  $P_i$  for each bit  $i$  computing all carries is equal to finding all prefixes


$$(C_{out}, 0) = (G_{N-1}, P_{N-1}) \bullet \dots \bullet (G_1, P_1) \bullet (G_0, P_0) \bullet (C_{in}, 0)$$

- Important: since  $\bullet$  is associative we can
  - Group the terms in any order
  - Reuse intermediate group and propagate signals

788

## General adder topology

$$(C_{out}, 0) = (G_{N-1}, P_{N-1}) \bullet \dots \bullet (G_1, P_1) \bullet (G_0, P_0) \bullet (C_{in}, 0)$$



- Metrics to consider
  - Number of  $\bullet$  cells
  - Tree depth  $\rightarrow$  delay
  - Tree cell area
  - Fan in and fan out
  - Max-wire length
  - Wiring congestion
  - Delay path variation

789



## Grouping example: 4-bit adder

$$(C_{out},0) = [(G_3, P_3) \cdot (G_2, P_2) \cdot (G_1, P_1) \cdot (G_0, P_0)]$$


$$(G_{3:0}, P_{3:0}) = [(G_3, P_3) \cdot (G_2, P_2)] \cdot [(G_1, P_1) \cdot (G_0, P_0)]$$

$$(G_{3:0}, P_{3:0}) = (G_{3:2}, P_{3:2}) \cdot (G_{1:0}, P_{1:0})$$

can be re-used!


790

$$\begin{aligned} (C_{out},0) &= [(G_3, P_3) \cdot (G_2, P_2) \cdot (G_1, P_1) \cdot (G_0, P_0)] \\ (G_{3:0}, P_{3:0}) &= [(G_3, P_3) \cdot (G_2, P_2)] \cdot [(G_1, P_1) \cdot (G_0, P_0)] \\ (G_{3:0}, P_{3:0}) &= (G_{3:2}, P_{3:2}) \cdot (G_{1:0}, P_{1:0}) \end{aligned}$$






791

# Basics of "PG logic"




# Ripple carry adder revisited





## Carry-increment adder (1993)




- $A_n = 2N - \sqrt{2N}$
- $FO_{max} = \sqrt{2N}$
- $T_n = \sqrt{2N}$

796

Image taken from: CMOS VLSI Design: A Circuits and Systems Perspective by Weste, Harris

## CIA with variable group size

- Buffer non-critical signals
- Different variations
- Efficient for adders with few bits



797

Image taken from: CMOS VLSI Design: A Circuits and Systems Perspective by Weste, Harris

## Tree adders (or prefix adders)

- If lookahead signal (G and P) is good, perform lookahead of lookahead signals, ...
- Recursive lookahead gives  $O(\log(N))$  delay
- A lot of different adder variations exist!
  - All exhibit area/delay trade-off

798