

# ECE4740: Digital VLSI Design

Lecture 19: Dynamic latches/flip-flops


690

Recap

## Timing, flip-flops, and latches

691


## Common flip-flop and latch symbols



- Real-world flip-flops (and latches) may have more inputs and outputs, such as
  - Reset in, enable in, scan in, and !Q out


692

## Positive latch: transparent if CLK=1



693


### Positive-edge triggered MS flip-flop



CLK=0 → master transparent; slave hold



694

### Positive-edge triggered MS flip-flop




CLK=1 → master hold; slave transparent

695




## 1-1 overlap is dangerous



- Direct path from D to Q during short time when both CLK and !CLK are high
  - Happens during 1-1 overlap

698

## 1-1 overlap is dangerous (cont'd)




- Both B and D are driving A when CLK and !CLK are both high (1-1 overlap)

699

## Generating a non-1-1-overlapping clock

- To avoid overlapping clocks 1-1 we need
  - tools for accurate timing analysis OR
  - non-1-1-overlapping clock signals
  - One can use SR-latch to generate such clocks



700

Building sequential logic with fewer transistors

## Dynamic latches and flip-flops


701

## Static vs. dynamic storage cells

- Static cells use bistable element with feedback (regeneration)
  - Preserve state as long as power is on
- Static storage is preferred when updates are infrequent (clock gating etc.)
- Dynamic storage on parasitic capacitors
  - Preserve state only for milliseconds
- Dynamic storage cells are usually smaller, achieve higher speed and consume lower power


702

## Dynamic edge-triggered flip-flop



703


## Dynamic ET flip-flop (cont'd)



- Requires only 8 transistors; clock load = 4
- Dynamic nodes need periodical refresh

704


## Issue 1: race conditions



705




## Solution: non-overlapping clocks



## Issue 2: robustness


- Dynamic flip-flops suffer from
  - Coupling between signal nets and internal storage nodes (can destroy FF state)
  - Leakage currents cause state to leak with time
- Solution: **pseudostatic FF**





A clock-skew insensitive approach  
**The C<sup>2</sup>MOS register**

708

**C<sup>2</sup>MOS (clocked CMOS) ET FF**



709



(Slope matters: transient response)





Image adapted from: Digital Integrated Circuits (2nd Edition) by Rabaey, Chandrakasan, Nikolic 712

For high-throughput designs

**Pipelining & retiming**

Consider the timing of this circuit




- Critical path:

$$T_{\min} = t_{pd,ff} + t_{pd,add} + t_{pd,abs} + t_{pd,log} + t_{su,ff}$$

714

Image taken from: Digital Integrated Circuits (2nd Edition) by Rabaey, Chandrakasan, Nikolic

Pipelining reduces critical path



- Insert pipeline registers (flip-flops)


- Shortens critical path!

$$T_{\text{pipe},\min} = t_{pd,ff} + \max\{t_{pd,add}, t_{pd,abs}, t_{pd,log}\} + t_{su,ff}$$

715

Image taken from: Digital Integrated Circuits (2nd Edition) by Rabaey, Chandrakasan, Nikolic


# Pipelining



Cycle	Add	Abs	Log
1	$a_1+b_1$		
2	$a_2+b_2$	$ a_1+b_1 $	
3	$a_3+b_3$	$ a_2+b_2 $	$\log a_1+b_1 $
4	$a_4+b_4$	$ a_3+b_3 $	$\log a_2+b_2 $
...	...	...	...

716

# Pipelining (cont'd)




new data item inserted in pipeline

Cycle	Add	Abs	Log
1	$a_1+b_1$		
2	$a_2+b_2$	$ a_1+b_1 $	
3	$a_3+b_3$	$ a_2+b_2 $	$\log a_1+b_1 $
4	$a_4+b_4$	$ a_3+b_3 $	$\log a_2+b_2 $
...	...	...	...

717

## Pipelining (cont'd)




Cycle	Add	Abs	Log
1	$a_1+b_1$		
2	$a_2+b_2$	$ a_1+b_1 $	
3	$a_3+b_3$	$ a_2+b_2 $	$\log a_1+b_1 $
4	$a_4+b_4$	$ a_3+b_3 $	$\log a_2+b_2 $
...	...	...	...

new data item inserted in pipeline

718


## Pipelining improves throughput!



- Processes 1 data item per clock cycle at higher  $f_{max}$   
 $\rightarrow$  higher throughput (time per data item  $T_{min,pipe}$ )
- Ideally:  $T_{min,pipe} = t_{pd,ff} + t_{pd,logic}/N + t_{su,ff}$  with N stages
- Throughput limit:  $T_{min,pipe} \geq t_{pd,ff} + t_{su,ff}$

719


## Pipelining introduces latency



- Latency = # of cycles for data to propagate from input to output
- Latency = 4 (four rising clock edges)

720

## The feedback problem




- If feedback path is present, latency will reduce throughput (circuit has to wait for data)
- Problem in processors and application specific integrated circuits (data dependencies)


721



## Solution: Pipeline interleaving




- Idea: Process independent problems in an interleaved manner in the same hardware



722

## Pipelining using C<sup>2</sup>MOS




- Circuit is race-condition free (NORA) if functions F and G are **non-inverting!**

723

## Your turn: pipeline a MAC unit


multiply-accumulate (MAC) unit:  $D=B*C+A$



- What is the max. clock frequency?
- Where is the critical path?
- Insert a single pipeline stage
- What is the max. clock frequency after pipelining?

724


## Critical path and max. clock freq.



- $T_{min} = t_{pd,ff} + t_{pd,mult} + t_{pd,add} + t_{su,ff} = 10ns$
- $f_{max} = 100MHz$

725

## Pipelining: max. clock freq. now?



- $T_{\min,pipe} = t_{pd,ff} + t_{pd,mult} + t_{su,ff} = 8\text{ns}$
- $f_{\max} = 125\text{MHz}$

726