

ECE4740: Digital VLSI Design

Lecture 17: Sequential circuits

623

Still important!


Timing recap

624

Latch vs. flip-flop

- Latch


- Stores data when CLK signal is low



- Level sensitive

- Register/flip-flop


- Stores data when CLK signal rises




- Edge sensitive

625

Setup time, hold time, & propagation delay



626




You will need a lot of practice

Timing examples

628

Simple timing example




- What is the minimum clock period T ?
 - $t_{\text{setup,ff}}=0.2\text{ns}$, $t_{\text{hold,ff}}=0.2\text{ns}$, $t_{\text{pd,ff}}=0.3\text{ns}$
 - $t_{\text{pd,logic}}=0.1+0.3+0.4+0.2=1.0\text{ns}$
 - $T \geq t_{\text{pd,ff}} + t_{\text{pd,logic}} + t_{\text{setup}} = 1.5\text{ns} \rightarrow f_{\text{max}} = 666\text{MHz}$

if static CMOS is used,
anything lower also works!

629


Simple timing example (cont'd)



- What is the minimum clock period T ?
 - $t_{\text{setup}}=0.2\text{ns}$, $t_{\text{hold}}=0.2\text{ns}$, $t_{\text{pd,ff}}=0.3\text{ns}$
 - Check hold condition: $t_{\text{cd,ff}} + t_{\text{cd,logic}} \geq t_{\text{hold}}$
 - **Need to know contamination delays!**

630


Your turn: simple circuit



- What is the max. clock frequency
- Will the circuit work (hold condition)?

631


Solution: simple circuit



- Find critical path = path that determines f_{clk}
- $t_{pd2}=0.8ns$

632


Solution: simple circuit (cont'd)



- Compute $T_{\text{min}}=t_{\text{pd,ff}}+t_{\text{pd2}}+t_{\text{setup}}=1.3\text{ns}$
- Max clock frequency: 769MHz

633

Solution: simple circuit (cont'd)



- Never forget to check the hold conditions
- $t_{\text{cd,ff}}+t_{\text{cd,logic}}\geq t_{\text{hold}} \rightarrow 0.1\text{ns}+0.1\text{ns}\geq 0.1\text{ns} \checkmark$

634

Important

- Setup violations can usually be resolved by reducing the clock frequency (increasing T)
 - Fixed after chip manufacturing
- **Hold violations cannot be resolved by altering the clock frequency**
- Hold violations have to be resolved **at design time** (insert logic, skew clocks, etc.)
 - In some cases, you can reduce the temperature by a lot, but that's not practicable at all

635

Happens in all sequential circuits

Clock skew

636

Clock skew*

- CLK signal often have **different time offsets** (or arrival times) at each flip-flop input

*reasons: clock tree, buffers, wire lengths, fan out, etc.


637

Clock skew affects timing!

- $t_{pd,ff}$
- t_{setup}
- t_{hold}


638

Impact on minimum clock period




639

Impact on hold condition



640


Your turn: timing with clock skew



- What is the maximum clock frequency?
- Will the circuit work?

641


Maximum clock frequency



- $T_{min1} - t_{pd,buf1} = t_{pd,ff} + t_{pd,A} + t_{setup} \rightarrow T_{min1} = 1.2ns$
- $T_{min2} + t_{pd,buf2} = t_{pd,ff} + t_{pd,B} + t_{setup} \rightarrow T_{min2} = 0.9ns$

642


Check hold condition



- $t_{hold} - t_{pd,buf1} \leq t_{cd,ff} + t_{cd,A} \rightarrow \text{met!}$
- $t_{hold} + t_{pd,buf2} \leq t_{cd,ff} + t_{cd,B} \rightarrow \text{met!}$

643

Check hold condition (cont'd)



- $t_{hold} + t_{pd,buf1} \leq t_{cd,ff} + t_{cd,A} \rightarrow \text{not met!}$
- How about the 2nd hold condition?

644

Clock skew and timing summary

- Clock skew happens in all VLSI circuits
- Clock skew can be useful or not in terms of maximum clock frequency or hold condition
- Draw clocks & timing conditions on paper for manual analysis
- VLSI design tools (e.g., Synopsys DC) are good at reporting and resolving timing issues
- Simulate circuit in all process corners
 - Worst case → max. clock frequency
 - Best case → check hold condition

645