

ECE4740: Digital VLSI Design

Lecture 10: Static CMOS design

355

Quick review

Elmore delay


356

Elmore delay will be used later!

- Elmore delay at node i is given by

$$\tau_{Di} = \sum_{k=1}^N C_k R_{ik}$$

shared path
resistance



- First-order approximation
 - so-called Padé approximation


best approximation of a
function by a rational
function of given order

Image taken from: Digital Integrated Circuits (2nd Edition) by Rabaey, Chandrakasan, Nikolic

357

Example 1: Elmore delay

- Elmore delay τ_{D1} for node 1?




$$\begin{aligned} \tau_{D1} = & C_1 R_1 + C_2 R_1 + C_3 R_1 \\ & + C_4 R_1 + C_i R_1 \end{aligned}$$

Image taken from: Digital Integrated Circuits (2nd Edition) by Rabaey, Chandrakasan, Nikolic

358

Example 2: Elmore delay

- Elmore delay τ_{D3} for node 3?



$$\tau_{D3} = C_1 R_1 + C_2 R_1 + C_3 (R_1 + R_3) + C_4 (R_1 + R_3) + C_i (R_1 + R_3)$$

Image taken from: Digital Integrated Circuits (2nd Edition) by Rabaey, Chandrakasan, Nikolic


359

Another wire model

Distributed RC wire

360

Putting it all together



- With $R_w = r_w L$ and $C_w = c_w L$
- Propagation delay is


$$t_p \approx 0.69 R_s C_w + 0.35 R_w C_w$$

use Elmore!

Image taken from: Dr. Sachin Pable Matoshri, College of Engineering and Research Centre


361

Why is that?




$$R_w = r_w L$$

$$C_w = c_w L$$



362

Why is that? (math alert)



$$R_w = r_w L$$

$$C_w = c_w L$$

- Elmore delay:

$$\begin{aligned} \tau &= \left(R_s + \frac{r_w L}{N}\right) \frac{c_w L}{N} + \left(R_s + \frac{r_w L}{N} + \frac{r_w L}{N}\right) \frac{c_w L}{N} + \dots + \left(R_s + N \frac{r_w L}{N}\right) \frac{c_w L}{N} \\ &= \frac{N R_s c_w L}{N} + \left(\frac{L}{N}\right)^2 (r_w c_w + 2r_w c_w + \dots + N r_w c_w) \\ &= R_s C_w + (r_w c_w) \left(\frac{L}{N}\right)^2 (1 + 2 + \dots + N) = R_s C_w + (r_w c_w) \left(\frac{L}{N}\right)^2 \frac{N(N+1)}{2} \\ &= R_s C_w + r_w L c_w L \frac{N+1}{N^2} \xrightarrow{N \rightarrow \infty} R_s C_w + r_w L c_w L \frac{1}{2} = R_s C_w + R_w C_w \frac{1}{2} \end{aligned}$$

363

Putting it all together (cont'd)

$$t_p \approx 0.69 R_s C_w + 0.35 R_w C_w$$

- The delay introduced by wire resistance will be dominant as soon as

$$\frac{R_w C_w}{2} \geq R_s C_w \xrightarrow{R_w = r_w L} L \geq \frac{2 R_s}{r_w}$$

- For $R_s = 1 \text{ k}\Omega$ driving $1 \mu\text{m}$ Al1 wire:
 $L_{\text{crit}} = 2.67 \text{ cm} \rightarrow \text{very long}$

364

Rules of thumb: RC or just C?

- RC delays should be considered if t_{pRC} is comparable or larger than t_{pgate}

$$L_{crit} = \sqrt{\frac{t_{pgate}}{0.38r_w c_w}}$$


- RC delays should be considered if rise/fall time at line input is smaller than RC (rise/fall time of the line):

$$t_{rise} < RC \text{ ——— total resistance and capacitance of wire}$$

- When not met, change in signal is slower than propagation delay of wire


365

Distributed RC-line



- Diffusion equation:

$$rc \frac{\delta V}{\delta t} = \frac{\delta^2}{\delta x^2}$$




can be solved numerically

Image taken from: Digital Integrated Circuits (2nd Edition) by Rabaey, Chandrakasan, Nikolic

366

Step response of RC wire



- Simulated at different spatial locations on wire

Image taken from: CMOS VLSI Design: A Circuits and Systems Perspective by Weste, Harris


367

If rise/fall times comparable to time-of-flight

(Transmission line)

368

(Lossy) transmission line



- (Damped) wave propagation equation:

$$\frac{\delta^2 V}{\delta x^2} = rc \frac{\delta V}{\delta t} + lc \frac{\delta^2 V}{\delta t^2}$$

369

When should I care?

$$t_r/r < 2.5t_{\text{flight}}$$

- If rise/fall times of signal comparable to time-of-flight, then inductance dominates
- Must consider transmission line effects when signal propagates over wire as a wave
- Transmission line on PCB (low R)
- RLC (lossy) model must be considered for very high-frequency circuits

370

Lossless transmission line

- If R is small: lossless transmission line

$$\frac{\delta^2 V}{\delta x^2} = lc \frac{\delta^2 V}{\delta t^2}$$


- Step input propagates with speed v

$$v = \frac{1}{\sqrt{lc}} = \frac{1}{\sqrt{\epsilon\mu}} = \frac{c_0}{\sqrt{\epsilon_r \mu_r}}$$

permittivity
permeability

speed of light
(in vacuum)

371



372

Future challenges & solutions?

- After introduction of copper, not many improvements can be expected
 - superconductors, carbon nanotubes, waveguides, optical, wireless?
- Design solutions
 - Fat/tall wires
 - Bypasses (using better conductors: metal)
 - Repeaters (power/area issues)
 - Efficient floor-planning
- Networks on chip?

373


Some tricks

How to reduce wire delays

374

What can we do?

- Use M repeaters




- Repeaters have delay too: $M = \sqrt{\frac{0.38r_w c_w L^2}{t_{p,buf}}}$

Image taken from: Digital Integrated Circuits (2nd Edition) by Rabaey, Chandrakasan, Nikolic


375

What else can we do?

- Use bypasses (e.g., in memories)
 - Drive polysilicon wires from both sides



- Use metal bypass (better interconnect material)




376

And countermeasures!

Capacitive crosstalk

377

What is capacitive crosstalk?





$$\Delta V_Y = \frac{C_{XY}}{C_Y + C_{XY}} \Delta V_X$$

capacitive
voltage divider

Image taken from: CMOS VLSI Design: A Circuits and Systems Perspective by Weste, Harris

378

Effect on driver node rise time




- Keep time-constant smaller than rise time

Images taken from: Digital Integrated Circuits (2nd Edition) by Rabaey, Chandrakasan, Nikolic

379

Crosstalk and Miller effect

- Neighboring lines switch in opposite direction of victim line
- Delay suddenly depends on activity in neighboring wires!
- Miller effect:
 - both terminals of capacitor switched in opposite direction
 - effective voltage doubles, requires additional charge




380

Dealing with capacitive crosstalk

- Avoid floating nodes
- Protect sensitive nodes
- (Maximize rise and fall times)
- Differential signaling
- Do not have parallel wires for long distance
- Use shielding wires
- Use shielding layers

381

Wire shielding*




*cross-section view

382

Image taken from: CMOS VLSI Design: A Circuits and Systems Perspective by Weste, Harris

Structured interconnect



- Trade-off
 - Cross coupling capacitance 40x lower and 2% delay variation
 - Increase in area and overall capacitance

383

Wire resistance affects power supply

IR drop & voltage variations


384

Impacts of wire resistance: $V=IR$

- Impact of wire resistance usually seen in power distribution (VDD and GND)
 - Switching causes voltage variation on supply
 - IR drop (from $I \cdot R = V$)
 - Causes supply voltage variations
- Power supply should minimize...
 - ...IR drop and change in current due
 - ...current due to simultaneous switching gates


385

IR switching noise



386

VDD and GND distribution



(a) Finger-shaped network

(b) Network with multiple supply pins


Image taken from: Digital Integrated Circuits (2nd Edition) by Rabaey, Chandrakasan, Nikolic and F. Brewer

387

Inductance effects

- Impact of inductance on supply voltages
 - Change in current induces change in voltage
 - Longer supply lines have larger inductance L

$$V = L \frac{di}{dt}$$




388

Dealing with inductance effects

- Separate power pins for I/O and core
- **Multiple VDD and GND supplies (!)**
- Careful selection of position of VDD and GND pins on the package
- Increase rise and fall times of off-chip signals (to the maximum allowed)
- Schedule current-consuming transitions
- Add decoupling capacitances on board/chip

389

Decoupling capacitors



- On board: right next to supply pins
- On chip: under supply straps, near large buffers, in so-called “filler cells”


390

Happens with high current densities

Electromigration

391

Electromigration




- Limits DC current density to 0.5 to 1mA/ μm

Image courtesy of: N. Cheung and A. Tao, UC Berkeley

392

Electromigration (cont'd)



- Usually happens if device is in use for long time



Image courtesy of: N. Cheung and A. Tao, UC Berkeley

393

Finally!!!

Static CMOS circuits

394



Different logic styles

- Numerous circuit/logic styles exist
- Differ in various metrics
 - Switching speed (propagation delay)
 - Energy dissipation
 - Reliability and robustness against interference
- Most widely used one:

what does the C in CMOS stand for?

“Static complementary CMOS”

397

Static CMOS circuits

- At every point in time (except during switching), gate outputs are connected to **either VDD or GND** via low-resistance path
- Gate outputs assume always (except during switching) **value of a Boolean function**
- Dynamic CMOS differs:
 - Temporary storage of signal values
 - Storage on C of high impedance nodes

398

Properties of static CMOS

- Just a more complicated CMOS inverter
- Robustness against interference and noise
 - Full rail-to-rail swing
 - VOH and VOL are VDD and GND, respectively
- Low static power dissipation (leakage only)
- Low output impedance, high input impedance
- Delay function of C_L and transistor resistance
- Easier to design large circuits for
 - Timing well understood
 - Sizing etc. well understood
 - Excellent CAD tools support

399

History

- Invented by Frank M. Wanlass
- Patent in 1963: “Low stand-by power complementary field effect circuitry” (Fairchild)







Image taken from: <http://www.ithistory.org/honor-roll/dr-frank-marion-wanlass>

Static complementary MOS



401


Good/bad pull-up/down (remember?)



402

How to construct PUN?

- PMOS in serial/parallel connection
- PMOS switch closes when input is **low**




- PMOS pass strong 1 but weak 0

403

How to construct PDN?

- NMOS in serial/parallel connection
- NMOS switch closes when input is **high**




- NMOS pass strong 0 but weak 1

404


How to construct PDN? (cont'd)

- NMOS devices in series implement **NAND**



both inputs 1
then output 0
= conducting

- NMOS in parallel implement **NOR**



at least one input 1
then output 0
= conducting

405

PUN and PDN are dual networks

- De Morgan's laws (theorem)

$$\overline{\overline{A + B}} = \overline{\overline{A} \cdot \overline{B}}$$

$$\overline{\overline{A \cdot B}} = \overline{\overline{A} + \overline{B}}$$



Augustus de Morgan
1806-1871

- Implications:

- parallel connection in PUN
- series connection in PDN
- and vice versa!


important for
the synthesis of
logic gates

Image taken from: https://en.wikipedia.org/wiki/Augustus_De_Morgan

406

Complementary gate is inverting


- CMOS is inverting: NAND, NOR, INV



- Number of transistors to implement N-input logic gate is **at least 2N!**


407

CMOS NAND gate




A	B	out
0	0	1
0	1	1
1	0	1
1	1	0

only if both inputs
are 1 both NMOS
are conducting $\rightarrow 0$




Remember the symbol:
looks like a D and the
letter D can be found in NAND 408

CMOS NOR gate



A	B	F
0	0	1
0	1	0
1	0	0
1	1	0

only one of inputs
is 1 then output 0



409