

ECE4740: Digital VLSI Design

Lecture 4: The CMOS inverter

118


Just a few minutes

Recap pass transistors

119

The transmission gate

- A very useful circuit:




- Assume $V_{in} = 0$
 - If $V_{ctrl} = 0$, then NMOS & PMOS open
 - Input and output are not connected (ideally)

120

The transmission gate

- A very useful circuit:




- Assume $V_{in} = 0$
 - If $V_{ctrl} = V_{DD}$, then NMOS & PMOS closed
 - Input and output are connected (ideally)

121

The transmission gate

- A very useful circuit:




- Assume $V_{in} = V_{DD}$
 - If $V_{ctrl} = V_{DD}$, then NMOS & PMOS closed
 - Input and output are connected (ideally)

122

The transmission gate


- A very useful circuit:



- Assume $V_{in} = V_{DD}$
 - If $V_{ctrl} = 0$, then NMOS & PMOS open
 - Input and output are not connected (ideally)

123

The transmission gate



V _{in}	V _{ctrl}	V _{out}
V _{ss} (0)	V _{ss} (0)	X
V _{dd} (1)	V _{ss} (0)	X
V _{ss} (0)	V _{dd} (1)	V _{ss} (0)
V _{dd} (1)	V _{dd} (1)	V _{dd} (1)

- Transmission gate → very good switch
 - Widely used for multiplexers, shifters, etc.
- Drawback: can be slow (serial resistance)

124


The most basic device

The inverter

125


Objectives

- Analyze key properties of the **CMOS inverter**
 - noise margin
 - propagation delay
 - power consumption
- Two outcomes
 - able to analyze more complex but similar circuits
 - understand key concepts, **gain intuition**



126


DC analysis of inverter: **intuition**



- What happens for general $V_{out}(V_{in})$?


127

Voltage transfer characteristics



128

Regions of operation



	Cutoff	Linear/res.	Saturation
NMOS	$V_{GS} < V_{Tn}$	$V_{GS} - V_{Tn} > V_{DS}$ $V_{GS} > V_{Tn}$	$V_{GS} - V_{Tn} < V_{DS}$ $V_{GS} > V_{Tn}$
PMOS	$V_{GS} > V_{Tp}$	$V_{GS} - V_{Tp} < V_{DS}$ $V_{GS} < V_{Tp}$	$V_{GS} - V_{Tp} > V_{DS}$ $V_{GS} < V_{Tp}$

129


Regions of operation (cont'd)

NMOS view:

- $V_{in} = V_{GS}$
- $V_{out} = V_{DS}$

PMOS view:



- $V_{in} = V_{GS} + V_{DD}$
- $V_{out} = V_{DS} + V_{DD}$



	Cutoff	Linear/res.	Saturation
NMOS	$V_{in} < V_{Tn}$	$V_{in} - V_{Tn} > V_{out}$ $V_{in} > V_{Tn}$	$V_{in} - V_{Tn} < V_{out}$ $V_{in} > V_{Tn}$
PMOS	$V_{in} - V_{DD} > V_{Tp}$	$V_{in} - V_{Tp} < V_{out}$ $V_{in} - V_{DD} < V_{Tp}$	$V_{in} - V_{Tp} > V_{out}$ $V_{in} - V_{DD} < V_{Tp}$

130

Voltage transfer characteristics



131

Image taken from: http://bwrcs.eecs.berkeley.edu/Courses/icdesign/ee141_f01/Notes/chapter5.pdf

Voltage transfer characteristics





Image taken from: http://bwrcs.eecs.berkeley.edu/Classes/icdesign/ee141_f01/Notes/chapter5.pdf

132

Voltage transfer characteristics





Image taken from: http://bwrcs.eecs.berkeley.edu/Classes/icdesign/ee141_f01/Notes/chapter5.pdf

133

Voltage transfer characteristics





Image taken from: http://bwrcs.eecs.berkeley.edu/Courses/icdesign/ee141_f01/Notes/chapter5.pdf

134

Voltage transfer characteristics









Image taken from: http://bwrcs.eecs.berkeley.edu/Courses/icdesign/ee141_f01/Notes/chapter5.pdf


135






Load line analysis (cont'd)

- $V_{in} = 0.2V_{DD}$




Load line analysis (cont'd)

- $V_{in} = 0.4V_{DD}$



Load line analysis (cont'd)


- $V_{in} = 0.6V_{DD}$



142

Switching threshold V_M


- Defined as the point where $V_{in} = V_{out}$



143

We can change V_M !

- PMOS & NMOS are saturated
- Assume velocity saturation, ignore channel length modulation*



$$I_{DSATn} = \nu_{SATn} C_{ox} W_n \left(V_M - V_{Tn} - \frac{1}{2} V_{DSATn} \right)$$

$$I_{DSATp} = \nu_{SATp} C_{ox} W_p \left(V_M - V_{DD} - V_{Tp} - \frac{1}{2} V_{DSATp} \right)$$

- Set $I_{DSATp} = -I_{DSATn}$ and solve for V_M


*follows from saturation formula (2.26) in Weste & Harris

144

Switching threshold (cont'd)


- We want $r=1$ to have $V_M=0.5V_{DD}$
- Called skewed gate

$$V_M \approx \frac{rV_{DD}}{1+r} \quad r = \frac{\nu_{SATp} W_p}{\nu_{SATn} W_n}$$



145

Sensitivity of V_M




- Process **variation** has little impact on V_M

Taken From: Digital Integrated Circuits (2nd Edition) by Rabaey, Chandrakasan, Nikolic

146

Intuition

- Think about a resistive divider



- Making W_p larger (or W_n smaller) reduces resistance $R_{ONp} \rightarrow V_M$ increases

147


Good inverters are robust to noise!

Noise margins


148

Motivation: digital noise


- Inverter (and other circuits) should be **robust to noise**



inductive coupling
(crosstalk)



capacitive coupling
(crosstalk)




power & ground noise
(affects signal levels)


149

Example: Capacitive coupling

- With decreasing feature sizes, wire glitches stronger than 80% may occur due to crosstalk






Black line quiet ———
 Red lines pulsed - - - -
 Glitches strength vs. technology



150


Mapping between analog voltage levels and digital signals





Regenerative property


- Disturbed signal goes back to nominal voltage levels by passing through inverters



154


Implications

- Assume input signal is
 - “1”, i.e., $V_{in} > V_{IH}$
 - “0”, i.e., $V_{in} < V_{IL}$
- Inverter with **regenerative property** will restore signal to
 - $V_{out} = V_{OH}$
 - $V_{out} = V_{OL}$



155

Intuition: Regenerative property



- Good inverter:
 - undefined region: gain > 1
 - defined region: gain < 1


Image taken from: Digital Integrated Circuits (2nd Edition) by Rabaey, Chandrakasan, Nikolic

156

Determining V_{IL}

- Assume piece-wise linear inverter & use gain at V_M which is

$$g = \frac{1 + r}{(V_M - V_{Tn} - V_{SATn/2})(\lambda_n - \lambda_p)}$$



$$V_M = \frac{V_{IH} + V_{IL}}{2}$$

$$\frac{V_{DD}}{V_{IH} - V_{IL}} = -g$$


$$V_{IL} = V_M + \frac{V_{DD}}{2g}$$

Image taken from: http://bwrcs.eecs.berkeley.edu/Classes/icdesign/ee141_f01/Notes/chapter5.pdf

157

You determine V_{IH}

$$V_{IH} = V_M - \frac{V_M}{g}$$




$$V_M = \frac{V_{IH} + V_{IL}}{2}$$

$$\frac{V_{DD}}{V_{IH} - V_{IL}} = -g$$

158

The “ideal” inverter

- High gain g in transition region is highly desirable



- $NM_H = V_{OH} - V_{IH} = V_{DD}/2$
- $NM_L = V_{IL} - V_{OL} = V_{DD}/2$

159

Gain of a real inverter




Image taken from: Digital Integrated Circuits (2nd Edition) by Rabaey, Chandrakasan, Nikolic

160