

## Lab 3: Timing of D-flip-flops


### Report Due Date: March 30 at 6:00pm

© 2018 Christoph Studer ([studer@cornell.edu](mailto:studer@cornell.edu))

- 
- The goal is to design a D-flip-flop with layout and a simple shift register
  - You will simulate the key timing properties using Cadence Virtuoso
- 


### 1 Overview

In this lab, you will (i) layout a single-positive-edge-triggered master-slave D-flip-flop, and (ii) measure its setup, propagation, and hold times. You will then cascade two flip-flops and analyze the impact of clock skew on this simple shift register. The schematic of the D-flip-flop you have to layout and analyze is given in Fig. 1. It is a conventional master-slave single-positive-edge-triggered flip-flop where two MUX latches are put in series with two complementary clocks driving each latch. The transistors are all minimum sized with ratio 2:1 (width of PMOS by width of NMOS) as the D-flip-flop is assumed to drive only a small load of 2 fF. The bulk connections of the transmission gates should be connected to VDD and GND for the PMOS and NMOS, respectively.



## 2 Design a test bench

Design a test bench that enables you to measure the setup time, propagation delay, and hold time as shown in the figure below (and as learned in class). Here,  $\text{clk}$  and  $D$  are inputs, and  $Q$  is the output. The output must drive a 2 fF load capacitance and the supply voltage must be  $V_{DD} = 1.2\text{ V}$ . For both the input signal and the clock signal, use a rise and fall times of 10 ps. The parameter  $T$  denotes the clock period (usually measured in nanoseconds), and  $t_{\text{su,LH}}$ ,  $t_{\text{pd,LH}}$ , and  $t_{\text{ho,HL}}$  denote the low-to-high setup time, propagation delay, and high-to-low hold times, respectively.



In the report, show the input and output waveforms from Cadence to demonstrate that your flip-flop circuit is indeed working. To do this, pick a setup and hold time that enables your flip-flop to sample the input value. Show that you can sample both high and low levels. Do not forget to include the output load capacitance in your schematic.

## 3 Measure the setup and hold times (10pts)

As a second step, use Cadence to measure the setup and hold times of your flip-flop. Recall that the setup and hold time are the minimum time *before* and *after* the rising clock edge the input signal must remain constant to store the signal and to generate a stable output, respectively.

In the lecture, we considered (for simplicity) a single setup time  $t_{\text{su}}$  and hold time  $t_{\text{ho}}$ . In practice, however, these quantities may depend on the signal transition (i.e., whether the input is going from low-to-high or from high-to-low) or the propagation delay that is allowed. To see these dependences and to simulate all timing values, follow the directions below.

### 3.1 Simulate $t_{su,LH}$ and $t_{ho,HL}$ for a given propagation delay $t_{pd,LH}$

For an input signal going from low-high and high-low as in the figure above, choose an appropriately large clock period  $T$ , hold time  $t_{ho,HL}$ , and setup time  $t_{su,LH}$  where the output signals are stable. Now, try to decrease the setup time  $t_{su,LH}$  until the output signal is affected. As you will see, instead of the output signal suddenly becoming unstable, its propagation delay will gradually increase until at one point the flip-flop is not working anymore (the input signal is no longer stored in the flip-flop). So the value of  $t_{su,LH}$  can be different depending on the  $t_{pd,LH}$  that is allowed. By sweeping  $t_{su,LH}$  in a reasonable range, plot the propagation delay  $t_{pd,LH}$  for a sufficiently fine resolution. From this plot, extract the value of  $t_{su,LH}$  for which  $t_{pd,LH} = 75$  ps.

Now set  $t_{su,LH}$  to the value you measured and try to decrease  $t_{ho,HL}$  until the output signal becomes unstable. You will see a similar trend where the  $t_{ho,HL}$  depends on the  $t_{pd,LH}$  that is allowed. By sweeping  $t_{ho,HL}$  in a reasonable range, plot the propagation delay  $t_{pd,LH}$  and report the value of  $t_{ho,HL}$  for which  $t_{pd,LH} = 76$  ps.

*Remark: You have now identified a suitable setup and hold time pair for your flip-flop, assuming a propagation delay constraint of 76 ps. Note that these timing values only apply for the given load; other loads would result in different timing values.*

### 3.2 Simulate $t_{su,HL}$ and $t_{ho,LH}$ for a given propagation delay $t_{pd,HL}$

For an input signal going from high-low and low-high follow similar steps to Part 3.1 and plot the propagation delay  $t_{pd,HL}$  vs.  $t_{su,HL}$  and  $t_{ho,LH}$  and compute the values of  $t_{su,HL}$  and  $t_{ho,LH}$  for which  $t_{pd,HL} = 75$  ps and 76 ps, respectively.

*Remark: In practice, one would only specify the worst-case of the rising and falling setup and hold times. But modern tools actually consider all the different setup and hold times for accurate timing analysis.*

## 4 Cascade two D-flip-flops (5pts)

Assuming an input pulse of low-high and high-low, cascade two flip-flops together connected to the same clock signal. Here, the final load capacitance at the output of the 2nd flip-flop is still 2 fF. Does your simple shift register circuit still work? Specifically, does the output of the second flip-flop sample the input pulse after two clock cycles? Explain why your setup does/does not work.

Now, assume that there is a positive clock skew on the clock signal of the second flip-flop (the clock for the second flip-flop is delayed). By simulating your circuit, find out what is the maximum clock skew for which the shift register stops working? Repeat all the above steps for a high-low and low-high input pulse.

## 5 Build the layout (5pts)

Layout a single D-flip-flop with minimum area. Your layout must pass DRC and LVS. You will get 5 points for area according to the following table:

Score	5	4	3	2	1	0
Area	0–19 $\mu\text{m}^2$	20–29 $\mu\text{m}^2$	30–39 $\mu\text{m}^2$	40–49 $\mu\text{m}^2$	50 $\mu\text{m}^2$ –59 $\mu\text{m}^2$	Otherwise

*Hint: Make your power and ground rails sufficiently wide (as in the previous labs), and follow a standard-cell layout approach.*

## 6 Follow the directions (5pts)

If you follow our instructions, then you will get 5 points! If you fail on one of these, you get 0 points.

- Complete the PowerPoint report template posted on blackboard. Make sure your schematics and plots are clear and legible. You can label Cadence screenshots or draw the schematics in a program of your choice. Be sure that you clearly label your screenshots, plots, and schematics. The objective is to create a concise report that could be evaluated quickly. Finally, convert the report into a pdf file.
- Turn in a *single* zip file containing your schematics, symbols, and the report. Name the zip file Lab3-(groupnumber).zip without the brackets. Also have your report converted to pdf and be sure to include all specified files in your zip file. Also make sure none of your files are corrupted. What we cannot open, we will not grade.
- The report is due on March 30 at 6:00pm. There will be only one submission attempt allowed.
- *Note: There is no real-time evaluation for this lab!*

**Important: We will try out all the submitted designs and compare it to the reported numbers. In case you fudge on benchmark numbers, and the schematics and symbols are not submitted, the entire group gets penalized by 20%. In addition, we are going to use the performance numbers of the submitted design.**