

# Introduction to Assembly Language

ECE 3140/CS 3420 — EMBEDDED SYSTEMS

© 2019 José F. Martínez. Unauthorized distribution prohibited.

# What is assembly language?

- •Assembly code: Human-readable, quasi-isomorphic translation of machine code
  - Ok, but what is machine code?
- Machine code: Binary-encoded instructions describing a program
  - Directly executable by the processor



# Machine code example (made up)

#### Processor:

- Fetches next instruction from program
- Decodes instruction
- Executes according to instruction
- Rinse and repeat



Program counter: Keeps track of where processor is in the program



## Machine code example (made up)

#### Assume:

- 16 different instructions
- 8 registers to store data (also PC, Z)
- Destination register is also source operand

#### Processor:

- Fetches next instruction from memory
- Decodes instruction
- Executes according to instruction
- Rinse and repeat

ор	src1/dst	src2
1101	010	100

$$R[dst] \leftarrow R[src1] - R[src2];$$
  
$$Z \leftarrow R[dst] == 0: PC \leftarrow PC+1$$

ор	offset		
1001	111111		

 $PC \leftarrow Z ? PC+1 : PC+offset$ 



# Assembly equivalent (made up)

#### Assume:

- 16 different instructions
- 8 registers to store data (also PC, Z)
- Destination register is also source operand
- Processor:
  - Fetches next instruction from memory
  - Decodes instruction
  - Executes according to instruction
  - Rinse and repeat

	next:	SUB R2,R4
		BNZ next
ор	src1/dst	src2
SUB	2	4

$$R2 \leftarrow R2-R4; Z \leftarrow R2 == 0; PC \leftarrow PC+1$$

ор	offset		
BNZ	-1		



# Who programs in assembly?

- Nowadays, mostly people that enjoy pain and suffering
  Ok, some low-level tasks best in assembly
- ECE 3140/CS 3420 students (for a few weeks at least)

- Compilers/interpreters extremely good at generating fast machine code from high-level languages
  - Tendency for bloated executables (e.g., libraries) -
  - Not always fastest (e.g., critical code block)







### So why study assembly?

- Understand hardware-software interface
  - What functionality does the hardware provide?
  - How are high-level language constructs supported?
    - Subroutines, recursion
  - How are system services provided?
    - Dynamic allocation of variables
    - Interaction with I/O devices
    - Multitasking
- Build "bare-metal" (embedded) systems
  - Minimize code bloat; speed up critical code blocks



#### Instruction Set Architecture (ISA)

- Contract between hardware and software
- Hardware free to implement it in different ways ... as long as software can't tell the difference!
  - Improvements across processor generations
  - Design choices across product families (e.g., high-performance vs. low-energy)
  - High-performance trickery (e.g., out-of-order execution)
- Software free to use any syntax
- ... as long as it can be translated into working assembly program!



#### A simple implementation (made up)





#### A complex implementation (AMD Athlon)





#### ARM Cortex-M architecture

- 32-bit datapath (operands and results)
- 32-bit addressing space (memory size)
- Thumb ISA (vs. ARM ISA in Cortex-Ax)
  - Most instructions 16-bit encoding for compactness
  - Some instructions 32 bits to encode additional functionality
- Different products: M0, M0+, M3, M4, M7
  - "Core" ISA is the same; extensions for functionality
- ARM is *fabless*: License IP, implementation up to customer





'8/16-bit' Traditional application space

'16/32-bit' Traditional application space



#### Instruction set summary

Instruction Type	Instructions
Move	MOV
Load/Store	LDR, LDRB, LDRH, LDRSH, LDRSB, LDM, STR, STRB, STRH, STM
Add, Subtract, Multiply	ADD, ADDS, ADCS, ADR, SUB, SUBS, SBCS, RSBS, MULS
Compare	CMP, CMN
Logical	ANDS, EORS, ORRS, BICS, MVNS, TST
Shift and Rotate	LSLS, LSRS, ASRS, RORS
Stack	PUSH, POP
Conditional branch	IT, B, BL, B{cond}, BX, BLX
Extend	SXTH, SXTB, UXTH, UXTB
Reverse	REV, REV16, REVSH
Processor State	SVC, CPSID, CPSIE, SETEND, BKPT
No Operation	NOP
Hint	SEV, WFE, WFI, YIELD
	ARM



#### Instruction format

- General format: op <dst> <src1> <src2>
  - There may be fewer source operands and/or no destination
  - Operands may be registers, or (sometimes) immediate constants
- Some examples:
  - SUB R7,R2,R4 ("subtract")
    - R7 ← R2-R4
  - SUBS R2,R2,#3 ("subtract and update status flags")
    - R2 ← R2–3; update status flags (SUB<u>S</u> vs. SUB) according to result (will cover shortly)



#### Instruction format

- General format: op <dst> <src1> <src2>
  - There may be fewer source operands and/or no destination
  - Operands may be registers, or (sometimes) immediate constants
- •Some more examples:
  - CMP R2,R4 ("compare")
    - Update status flags (will cover shortly) according to result of R2–R4; drop result
  - BNE <label>("branch if not equal")
    - Jump (branch) to instruction at position < label> in the program if status flag  $Z \neq 0$
    - Operand actually encoded as offset from current position in the program



#### Operands

- General-purpose registers
  - R0-R7 "low registers," accessible by all instructions
  - R8-12 "high registers," not accessible by many 16-bit instructions
  - R13-15 reserved for special purposes (will cover shortly)
    - R15 = "program counter" (PC); R14 = "link register" (LR); R13 = "stack pointer" (SP).
    - Write to at your own peril!
- Immediate values
  - Encoded within the instruction format
- Memory locations (will cover shortly)



#### Instruction encoding

- 32-bit instruction if bits [15:11] of the first half-word are 0x1d-f
  - Otherwise, 16-bit instruction
- Opcodes must be unambiguous
  - First few bits tell decoder what to expect in the rest of the instruction

#### 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

opcode

Table A5-1 shows the allocation of 16-bit instruction encodings.

#### Table A5-1 16-bit Thumb instruction encoding

opcode	Instruction or instruction class
00xxxx	Shift (immediate), add, subtract, move, and compare on page A5-6
010000	Data processing on page A5-7
010001	Special data instructions and branch and exchange on page A5-8
01001x	Load from Literal Pool, see LDR (literal) on page A6-90
0101xx	Load/store single data item on page A5-9
011xxx	
100xxx	
10100x	Generate PC-relative address, see ADR on page A6-30
10101x	Generate SP-relative address, see ADD (SP plus immediate) on page A6-26
1011xx	Miscellaneous 16-bit instructions on page A5-10
11000x	Store multiple registers, see STM / STMIA / STMEA on page A6-218
11001x	Load multiple registers, see LDM / LDMIA / LDMFD on page A6-84
1101xx	Conditional branch, and supervisor call on page A5-12
11100x	Unconditional Branch, see B on page A6-40



ARM

Example: <b>sub</b> (imme	ediate)	Encoding T3 SUB{S} <c>.W <r 15 14 13 12 1 1 1 1 1 0 if Rd == '1111 if Rn == '1101 d = UInt(Rd); if d IN {13,15</r </c>	ARMv7-M d>, <rn>,#<const> 1 0 9 8 7 6 5 4 3 2 1 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 i 0 1 1 0 1 S Rn 0 imm3 Rd imm8 ' &amp;&amp; setflags then SEE CMP (immediate); ' then SEE SUB (SP minus immediate); n = UInt(Rn); setflags = (S == '1'); imm32 = ThumbExpandImm(i:imm3:imm8); }    n == 15 then UNPREDICTABLE;</const></rn>
Encoding T1 All versions of the Thumb ISA.		Encoding T4 SUBW <c> <rd>,&lt;</rd></c>	ARMv7-M Rn>,# <imm12></imm12>
SUBS <rd>, <rn>, #<imm3></imm3></rn></rd>	Outside IT block.	15 14 13 12 1 1 1 1 1 0	10       9       8       7       6       5       4       3       2       1       0       15       14       13       12       11       10       9       8       7       6       5       4       3       2       1       0         i       1       0       1       0       Rn       0       imm3       Rd       imm8
SUB <c> <rd>,<rn>,#<imm3></imm3></rn></rd></c>	Inside IT block.	if Rn == '1111 if Rn == '1101	' then SEE ADR; ' then SEE SUB (SP minus immediate);
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0		d = UInt(Rd); if <mark>d IN {13,15</mark>	<pre>n = UInt(Rn); setflags = FALSE; imm32 = ZeroExtend(i:imm3:imm8, 32); then UNPREDICTABLE;</pre>
0 0 0 1 1 1 1 imm3 Rn Rd			ARM
<pre>d = UInt(Rd); n = UInt(Rn); setflags = !InITBlock(); imm</pre>	32 = ZeroExtend(imm3	3, 32);	
Encoding T2 All versions of the Thumb ISA.			
SUBS <rdn>,#<imm8></imm8></rdn>	Outside IT block.		
SUB <c> <rdn>,#<imm8></imm8></rdn></c>	Inside IT block.		
15       14       13       12       11       10       9       8       7       6       5       4       3       2       1       0         0       0       1       1       1       Rdn       imm8       imm8       imm8			
<pre>d = UInt(Rdn); n = UInt(Rdn); setflags = !InITBlock(); i</pre>	mm32 = ZeroExtend(im	nm8, 32);	ARM



#### Memory organization

- Integer value types: byte (8b), half word (16b), word (32b)
- 32-bit addresses = 4 GB addressing space
  - Addressable by byte
- Words and half words aligned
  - E.g., 4-byte word ⇒ base address divisible by 4; value stored in locations base+{0,1,2,3}
    Oxaaaaaaab
  - Cortex-M typ. *little-endian*: least-significant byte stored in base address (vs. most-significant byte in *big-endian*)
- Example: Write all legally accessible values -





#### Load/store operations

- ARM is a load-store architecture
  - Memory values can only be accessed through load/store instructions
  - All data processing takes place in registers
  - Dramatically reduces complexity of ISA and implementation
- ■LDR <Rt>,<address>: load (32-bit) word in M[address] into Rt
- •STR <Rt>,<address>: store Rt's (32-bit) content into M[address]
- •Other opcodes for half-word, byte, etc.



#### Loading sub-word data sizes

- How to load half-word/byte data into (32-bit) register?
  - Unsigned: Pad with zeroes—e.g.,  $0x82 (130) \rightarrow 0x0000082$
  - Signed: Sign extension—e.g., 0x82 (-126)  $\rightarrow 0xfffff82$

	Signed	Unsigned
Byte	LDRSB	LDRB
Half-word	LDRSH	LDRH

ARM

Can also sign-extend sub-word value already in a register:

	Signed	Unsigned
Byte	SXTB	UXTB
Half-word	SXTH	UXTH
		ARM



#### Addressing modes

- Addressing modes: Calculate *effective address* on the fly
  - Few modes  $\Rightarrow$  simpler ISA and implementation
- •[<Rn>,<offset>]: effective address is <Rn>+<offset>
  - <Rn> is the "base register;" it can be R0-7, PC, or SP
  - offset> can be immediate constant or another register <Rm>
- •[<Rn>,<offset>]!: Write effective address back to base register ("pre-update")
- •[<Rn>], <offset>: Use base register as effective address, then
  update base register with newly calculated address ("post-update")



#### Condition codes

- Special APSR register holds four one-bit condition codes
  - Application Program Status Register
  - N: Result of last status-updating instruction was Negative
  - Z: Result of last status-updating instruction was Zero
  - C: Last status-updating instruction produced Carry
  - V: Last status-updating instruction produced oVerflow
- "s" suffix indicates ALU instruction updates APSR
  - E.g., SUB vs. SUBS, ADC vs. ADCS, etc.
  - Compare instructions CMP, CMN always update APSR (obviously)



#### Branches

- Goal: change program flow
- •Unconditional: B <label>
  - <label> limited to within ~2 kB of branch
- •Conditional: BXX <label>
  - <label> limited to within ~256 B of branch

XX one of \_\_\_\_\_\_

Mnemonic extension	Meaning	Condition flags
EQ	Equal	Z = 1
NE	Not equal	Z == 0
CS a	Carry set	C = 1
CC p	Carry clear	C = 0
MI	Minus, negative	N = 1
PL	Plus, positive or zero	N = 0
VS	Overflow	V = 1
VC	No overflow	V = 0
HI	Unsigned higher	C = 1 and $Z = 0$
LS	Unsigned lower or same	C = 0  or  Z = 1
GE	Signed greater than or equal	N == V
LT	Signed less than	N != V
СТ	Signed greater than	$Z\!=\!0$ and $N\!=\!V$
LE	Signed less than or equal	Z = 1 or $N != V$
None (AL) <sup>d</sup>	Always (unconditional)	Any



#### Pseudo-instructions

- Assembly-like syntax, but emulated
  - Another instruction can accomplish the same
  - Small block of code (less frequent)
  - Part of the ISA specification; sometimes assembler-specific
- ■Example: LDR <Rt>,<immediate>
  - If <immediate> representable with 8 bits, use MOV <Rt>, <immediate>
  - Otherwise (one possible solution):
    - Place <immediate> in program's literal pool (well-known memory block)
    - Use LDR <Rt>, [PC, <offset>] where <offset> indicates position of literal relative to current PC



#### Example code: What does this do?

begin:			BEQ end
LDR	R1,=addr1		CMP R5,#0
LDR	R2,=addr2		BEQ end
LDR	R3,=addr3		STR R4,[R3],#4
next:			STR R5,[R3],#4
LDR	R4,[R1],#4		B next
LDR	R5,[R2], <b>#4</b>	end:	
CMP	R4,#0		WFI

