## ECE 2300 Digital Logic & Computer Organization Fall 2016

### Measuring Performance Performance Tradeoffs



Cornell University



## Set Associative Cache: Sets and Ways

				S	ets	
Block	Cache	Hit/miss	Cagne contents after access			
address	index		Set 0		Set	t 1
0	0	miss	Mem[0]			
8	0	miss	Mem[0]	<b>Mem[8]</b>		
0	0	hit	Mem[0]	Mem[8]		
6	0	miss	Mem[0]	Mem[6]		
8	0	miss	Mem[8]	Mem[6]		

× 1 Ways





### **How Do We Measure Performance?**

- Execution time: The time between the start and completion of a task
- <u>Throughput</u> (or <u>bandwidth</u>): Total amount of work done in a given time
- Improving performance means
  - Reducing execution time, or
  - Increasing throughput

## **CPU Execution Time**

Amount of time the CPU takes to run a program

#### Derivation

CPU execution time = clock cycles × clock cycle time

clock cycles = number of instructions × cycles per instruction



# **Instruction Count (I)**

- Total number of instructions in the program
- Factors impacting I
  - Instruction set
  - Mix of instructions chosen by the compiler

# Cycle Time (CT)

- Clock period (1/frequency)
- Factors impacting CT
  - Instruction set
  - Structure of the processor and memory hierarchy

# **Cycles Per Instruction (CPI)**

- Average number of cycles required to execute each instruction
- Factors impacting CPI
  - Instruction set
  - Mix of instructions chosen by the compiler
  - Ordering of the instructions by the compiler
  - Structure of the processor and memory hierarchy













Independent ADDI instruction moved in between LW and data-dependent OR instruction No stalls, lower CPI, faster execution time Lecture 23: 16



## Impact of the Memory Hierarchy

- In an ideal memory hierarchy, instruction fetches and data memory accesses incur no extra delay

   CPI<sub>baseline</sub> is the CPI with this ideal memory hierarchy
- With no caches (only main memory)
  - Every instruction is read from main memory
  - Every load and store instruction accesses main memory

#### Assume

- 100 cycles to access main memory
- 25% of all instructions are loads, 10% are stores
- $CPI_{memhier} = 100 + 0.35 \times 100 = 135$  (!)

### **Impact of the Memory Hierarchy**

#### • With L1 caches

- L1 instruction cache miss rate = 2%
- L1 data cache miss rate = 4%
- Miss penalty = 100 cycles (access main memory)
- 25% of all instructions are loads, 10% are stores
- $CPI_{memhier} = 0.02 \times 100 + 0.35 \times 0.04 \times 100 = 3.4$

### **Impact of the Memory Hierarchy**

#### With L1 and L2 caches

- L1 instruction cache miss rate = 2%
- L1 data cache miss rate = 4%
- L2 access time = 15 cycles
- L2 miss rate = 25%
- L2 miss penalty = 100 cycles (to access main memory)
- 25% of all instructions are loads, 10% are stores
- CPI<sub>memhier</sub> =  $0.02 \times (15 + 0.25 \times 100) + 0.35 \times 0.04 \times (15 + 0.25 \times 100) = 1.36$

### **Relative Performance**

- Used to compare the performance of machines
- Used to report the performance benefit [loss] of adding [subtracting] a feature

 $\frac{\text{Performance}_{X}}{\text{Performance}_{Y}} = \frac{\text{Execution Time}_{Y}}{\text{Execution Time}_{X}}$ 

### **Relative Performance Example**

• Relative CPI<sub>memhier</sub> of memory hierarchy alternatives

 $\frac{\text{Performance}_{\text{L1}}}{\text{Performance}_{\text{no caches}}} = \frac{\text{CPI}_{\text{memhier}_{\text{no caches}}}}{\text{CPI}_{\text{memhier}_{\text{L1}}}} = \frac{135}{3.4} = 39.7$   $\frac{\text{Performance}_{\text{L1}+\text{L2}}}{\text{Performance}_{\text{L1}}} = \frac{\text{CPI}_{\text{memhier}_{\text{L1}}}}{\text{CPI}_{\text{memhier}_{\text{L1}+\text{L2}}}} = \frac{3.4}{1.36} = 2.5$ 

### **Relative Performance Example**

- Relative CPI<sub>total</sub> of memory hierarchy alternatives
  - Assume CPI<sub>baseline</sub> = 1.5



## Amdahl's Law

 Performance improvement possible with a given enhancement is limited by the amount that the enhancement is used

Execution  $\text{Time}_{\text{enhanced}} = \frac{\text{Execution Time affected}}{\text{Amount of improvement}} + \text{Execution Time unaffected}$ 

### • Example

- Feature improves multiply operations by factor of 10
- Total execution time of a program is 100 sec
- Multiply operations consume 5 sec of the total

Execution Time<sub>enhanced</sub> = 
$$\frac{5}{10} + 95 = 95.5 \text{ sec}$$

### **Performance Tradeoffs**

CPU execution time =  $I \times CPI \times CT$ 

- A decision regarding the ISA or processor organization often improves one aspect of CPU execution time at the expense of another
  - I versus CPI
  - I versus CT
  - CPI versus CT

### **Performance Tradeoff Example 1**

ADD 8(R1),0(R1),4(R1)

VS.

LW R2,0(R1) LW R3,4(R1) ADD R2,R2,R3 SW R2,8(R1)



## **Performance Tradeoff Example 3**

- Increase the size of the L1 caches?
  - Reduces miss rate  $\Rightarrow$  lower CPI
  - Increases hit time  $\Rightarrow$  higher CT or higher CPI

### • Example

- L1 cache miss rate drops from 4% to 2%
- L1 cache hit time increases by 1 cycle
- Miss penalty = 40 cycles
- CPI<sub>old</sub> = 1.5 + 0.04 × 40 + 0.35 × 0.04 × 40 = 3.66
- CPI<sub>new</sub> = 1.5 + (1 + 0.02 × 40) + 0.35 × (1 + 0.02 × 40) = 3.93

### **Before Next Class**

• H&H 8.4

# **Next Time**

### **Virtual Memory**