# ECE 2300 <br> Digital Logic \& Computer Organization 

 Fall 2016More Single Cycle Microprocessor

Cornell University

## The Basic Processing Cycle



- Read data from two registers
- Perform an operation
- Place the result into a register
- All three steps performed in 1 clock cycle


## Register File

- Collection of $2^{\mathrm{k}} \mathrm{n}$-bit loadable registers
- Control inputs

SA - Source address A
SB - Source address B
DR - Destination address
LD - Load destination register with D_in

- Data inputs

D_in - Input data

- Data outputs

DataA - Output data A
DataB - Output data B

## Register File



Example with 4 registers. Typically have 32 or more.

## Instruction Execution



## Instruction Execution



ADD R0, R1, R2


## Instruction Execution



ADD R0, R1, R2 SUB R3, R2, R1


LD


## Instruction Execution



ADD R0, R1, R2 SUB R3, R0, R3


LD


## Operations With Constants



ADDI R1, R1, 1

- Constants are called immediate values
- Sign extend (SE) IMM to the width of DataA to perform correct two's complement operation
- Why? May not have enough bits in instruction (later)
- Assume IMM is 4 bits and DataA is 8 bits wide
$0101 \rightarrow 00000101$
$1110 \rightarrow 11111110$


## Reading and Writing Memory



- Most data is held in memory (RAM)
- Must be moved into a register in order to operate on it
- Data is also moved out of registers into memory
- To make room for other data
- To move it to permanent storage (e.g., disk)


## Reading Memory ("Load")



## LOAD R3, 4(R1)

Step 1: Form the memory address by adding the value in R1 with the immediate (offset) 4

Step 2: Read the data at that address in RAM and place it in R3

## Writing Memory ("Store")



## STORE R2, 0(R0)

Step 1: Form the memory address by adding the value in R 0 with the immediate 0

Step 2: Write the value in R2 into the RAM at that address

## Control Unit

- Controls flow of data and operations on data
- Series of control words control the datapath to perform a sequence of operations
- The sequence of operations performed by the CU is affected by the ALU Condition Codes
- Z: Zero
- N: Negative
- V: Overflow
- C: Carry out


## Datapath + Control Unit



Control Word $\rightarrow$


## Sequence of Operations



|  | DR | SA | SB | IMM | MB | FS | MD | LD | MW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R} 2<=\mathrm{R} 0+\mathrm{R} 1$ | 010 | 000 | 001 | X | 0 | ADD | 0 | 1 | 0 |
| R1 <= M[R2] | 001 | 010 | xxx | 0 | 1 | ADD | 1 | 1 | 0 |
| $\mathrm{M}[\mathrm{R} 2]<=\mathrm{R} 0$ | xxx | 010 | 000 | 0 | 1 | ADD | x | 0 | 1 |
| $\mathrm{R} 3<=\mathrm{R} 0+3$ | 011 | 000 | xxx | 3 | 1 | ADD | 0 | 1 | 0 |

## Shift and Add Multiplication

- Multiply $A_{2} A_{1} A_{0}$ by $B_{2} B_{1} B_{0}$

$$
\begin{gathered}
A_{2} A_{1} A_{0} \\
B_{2} B_{1} B_{0} \\
\hline\left(A_{2} A_{1} A_{0}\right)
\end{gathered} \times B_{0}
$$

(*) $\mathrm{R} 4<=\mathrm{R} 2$ \& $1 \quad$ // $\mathrm{R} 4=\mathrm{Isb}(\mathrm{B})$
if (R4) $\mathbf{R} 3<=$ R3+R1 // if Isb(B) $=1$, add
R1 <= SLL(R1) // shift A left

- Load R1 with A from M[0]
- Load R2 with B from M[1]
- Initialize R3 (P) to 0
- If Isb of $B=1, P=P+A$ R2 <= SRL(R2) // shift B right if (R2) goto (*) // if B!=0, loop
$M[2]<=R 3 \quad$ I/ store $P$
- Shift A left one bit (0 into LSB)
- Shift B right one bit (0 into MSB)
- Repeat until B = 0
- Store R3 to M[2]


## Shift and Add Multiplication

$$
\begin{array}{llc}
\text { R1 <= M[0] } & \text { R0 <= R0 - R0 } & \text { S1 } \\
& \text { R1 <= M[R0] } & \text { S2 } \\
\text { R2 <= M[1] } & \text { R2 <= M[R0+1] } & \text { S3 } \\
\text { R3 <= 0 } & \text { R3 <= R3- R3 } & \text { S4 } \\
\text { R4 <= R2 \& 1 } & \text { R4 <= R2 \& 1 } & \text { S5 } \\
\text { R3 <= R3 + R1 } & \text { R3 <= R3 + R1 } & \text { R4 = 0 }\left(\begin{array}{l}
\text { S6 } \\
\text { R1 <= SLL(R1) }
\end{array}\right. \\
\text { R1 <= SLL(R1) } & \text { S7 } \\
\text { R2 <= SRL(R2) } & \text { R2 <= SRL(R2) } & \text { S8 } \\
\text { M[2] <= R3 } & \text { M[R0+2] <= R3 } & \text { S9 }
\end{array}
$$

- Can implement with a 9 state FSM
- Inputs are the values of R4 and R2
- Outputs are the control words that carry out the above operations


## Shift and Add Multiplication

| S1 | $\mathrm{RO}<=\mathrm{RO}$ - R0 | 000 | 000 | 000 | x | 0 | SUB | 0 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S2 | R1 <= M[R0] | 001 | 000 | xxx | 0 | 1 | ADD | 1 | 1 | 0 |
| S3 | R2 <= M[R0+1] | 010 | 000 | xxx | 1 | 1 | ADD | 1 | 1 | 0 |
| S4 | R3 <= R3-R3 | 011 | 011 | 011 | x | 0 | SUB | 0 | 1 | 0 |
| S5 | R4 <= R2 \& 1 | 100 | 010 | xxx | 1 | 1 | AND | 0 | 1 | 0 |
| S6 | R3 <= R3 + R1 | 011 | 011 | 001 | x | 0 | ADD | 0 | 1 | 0 |
| S7 | R1 <= SLL(R1) | 001 | 001 | xxx | x | x | SLL | 0 | 1 | 0 |
| S8 | R2 <= SRL(R2) | 010 | 010 | xxx | x | x | SRL | 0 | 1 | 0 |
| S9 | $\mathrm{M}[\mathrm{RO}+2]$ <= R3 | xxx | 000 | 011 | 2 | 1 | ADD | x | 0 | 1 |
|  | Start' |  | (3) |  |  |  |  |  |  |  |

## Programmable Control Unit

- Datapath (RF, ALU, RAM, muxes) is flexible
- However, Multiplier Control Unit is "hardwired"
- New operation requires new state machine
- Programmable Control Unit
- Control words still stored in ROM
- State machine replaced by a Program Counter plus branch operations
- Flexible: Can run multiple sequences of control words (programs) stored in ROM


## Program Counter (PC)

- Special register that points to the location (address) in ROM of the next control word
- Updated every clock cycle
- Sequential execution
- Control words read from sequential ROM locations
- PC is increased by 1 after each control word read
- Branch operations
- Special control flow operations
- Condition code determines whether to branch or not
- If so, next ROM address is PC + branch offset


## PC-Based Control Unit


$R 2<=R 0+R 1$
$R 1<=M[R 2]$
$M[R 2]<=R 0$
$R 3<=R 0+3$

|  | DR | SA | SB | IMM | MB | FS | MD | LD | MW |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | a: | 010 | 000 | 001 | x | 0 | ADD | 0 | 1 |
| a+1: | 001 | 010 | xxx | 0 | 1 | ADD | 1 | 1 | 0 |
|  | $\mathrm{a}+2:$ | xxx | 010 | 000 | 0 | 1 | ADD | x | 0 |
| $\mathrm{a}+3:$ | 011 | 000 | xxx | 3 | 1 | ADD | 0 | 1 | 0 |

## Branch Operations

- Used to jump to a different part of the program
- Consists of a condition and an offset
- Condition
- Checks to see whether the result of the last instruction met a specified criteria, such as
- Zero (Z = 1)
- Negative ( $\mathrm{N}=1$ )
- Offset
- How far ahead, or back, to jump within the program if the condition is met


## Branch Operations



| BS | MP | Branch Type |
| :--- | :---: | :--- |
| 000 | 0 | Branch Never |
| 001 | 1 | Branch Always |
| 010 | Z | Branch if Zero |
| 011 | Z' | Branch if Not Zero |
| 100 | N | Branch if < Zero |
| 101 | N' $^{\prime}$ | Branch if >= Zero |
| 110 | C | Branch if Carry Out |
| 111 | V | Branch if Overflow |



## Branch Operations



Lecture 16: 25

## Branch Operations



## Branch Operations



## Programmable Multiplication ROM

0: R0 <= R0 - R0
1: R1 <= M[R0]
2: R2 <= M[R0+1]
3: R3 <= R3-R3
4: R4 <= R2 \& 1
5: if ( $\mathbf{R 4 = 0}$ ) goto 7
6: R3 <= R3 + R1
7: R1 <= SLL(R1)
8: R2 <= SRL(R2)
9: if ( $\mathbf{R 2}=\mathbf{0}$ ) goto 4 10: $M[R 0+2]$ <= R3

| DR | SA | SB | IMM | MB | FS | MD | LD | MW | BS | OFF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 000 | 000 | 000 | x | 0 | SUB | 0 | 1 | 0 | 000 | x |
| 001 | 000 | x | 0 | 1 | ADD | 1 | 1 | 0 | 000 | x |
| 010 | 000 | x | 1 | 1 | ADD | 1 | 1 | 0 | 000 | x |
| 011 | 011 | 011 | x | 0 | SUB | 0 | 1 | 0 | 000 | x |
| 100 | 010 | x | 1 | 1 | AND | 0 | 1 | 0 | 000 | x |
| x | 100 | x | 0 | 1 | SUB | x | 0 | 0 | 010 | 2 |
| 011 | 011 | 001 | x | 0 | ADD | 0 | 1 | 0 | 000 | x |
| 001 | 001 | x | x | x | SLL | 0 | 1 | 0 | 000 | x |
| 010 | 010 | x | x | x | SRL | 0 | 1 | 0 | 000 | x |
| x | 010 | x | 0 | 1 | SUB | x | 0 | 0 | 011 | -5 |
| x | 000 | 011 | 2 | 1 | ADD | x | 0 | 1 | 000 | x |

## Before Next Class

- H\&H 7.5


## Next Time

More Single Cycle Microprocessor
Pipelined Microprocessor

