

ECE 2300

Digital Logic & Computer Organization

Fall 2016

**More Binary Arithmetic
Arithmetic Logic Unit**



Cornell University

Lecture 13: 1

Sign Extension

- Replicate the MSB (sign bit)

<u>4-bit</u>	<u>8-bit</u>
0100 (4)	→ 00000100 (still 4)
1100 (-4)	→ 11111100 (still -4)

- Necessary for adding two's complement numbers of different lengths

Fixed Size Representation

- Computers represent numbers as fixed size n-bit values
- Result of adding two n-bit integers is stored as n bits
- Integers are typically 32 or 64 bits (*words*)
 - 4 or 8 *bytes*
 - *byte* = 8 bits

Fixed Size Addition

- Examples with $n = 4$

$$\begin{array}{r} 2 \ 0010 \\ + 3 \ 0011 \\ \hline 5 \ 0101 \end{array}$$

$$\begin{array}{r} 2 \ 0010 \\ + -3 \ 1101 \\ \hline -1 \ 1111 \end{array}$$

$$\begin{array}{r} -2 \ 1110 \\ + 6 \ 0110 \\ \hline 4 \ 0100 \end{array}$$

$$\begin{array}{r} -2 \ 1110 \\ + -6 \ 1010 \\ \hline -8 \ 1000 \end{array}$$

$$\begin{array}{r} 7 \ 0111 \\ + 6 \ 0110 \\ \hline -3 \ 1101 \end{array}$$

$$\begin{array}{r} -7 \ 1001 \\ + -4 \ 1100 \\ \hline 5 \ 0101 \end{array}$$

Something went wrong!

Overflow

- If operands are too big, sum cannot be represented as n -bit 2's complement number

$$\begin{array}{r} 01000 \quad (8) \\ +\underline{01001} \quad (9) \\ \hline 10001 \quad (-15) \end{array}$$

$$\begin{array}{r} 11000 \quad (-8) \\ +\underline{10111} \quad (-9) \\ \hline 01111 \quad (+15) \end{array}$$

- Overflow occurs if
 - Signs of both operands are the same, and
 - Sign of sum is different
- Another test (easy to do in hardware)
 - Carry into MSB (1 or 0) does not equal carry out (1 or 0)

Did Overflow Occur?

$$\begin{array}{r} \overset{1}{0} \overset{1}{1} \overset{1}{1} \\ 01110\overset{0}{1}0 \\ + 01010011 \\ \hline 11000101 \end{array}$$

$$\begin{array}{r} \overset{1}{1} \overset{1}{1} \overset{1}{1} \overset{1}{1} \\ 11110\overset{0}{1}0 \\ + 01010011 \\ \hline 01000101 \end{array}$$

Building a Binary Adder

carries →


$$\begin{array}{r} 1 \ 1 \ 1 \ 0 \ 0 \ 0 \ 0 \ 0 \\ \text{---} \\ 01101000 \quad (\text{A}) \\ + \underline{11110000} \quad (\text{B}) \\ \hline 01011000 \quad (\text{S}) \end{array}$$

- **Same inputs and outputs for each bit position**
 - Inputs: A, B and C_{in} (carry-in)
 - Outputs: S (sum) and C_{out} (carry-out)
- **Carry-out of a bit position is the carry-in for next bit position**


Full Adder (1 bit Adder with Sum and Carry)

- Inputs: A, B and C_{in} (carry-in)
- Outputs: S (sum) and C_{out} (carry-out)

A	B	C _{in}	S	C _{out}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1




Full-Adder Circuit Symbol



Four Bit Adder

$$\begin{array}{r} 1100 \\ + 0110 \\ \hline 0010 \end{array}$$



Ripple Carry Adder

Lecture 13: 11

Two's Complement Subtraction

- Negate second operand and add

$$\begin{array}{r} 01101000 \text{ (104)} \\ - \underline{00010001} \text{ (17)} \end{array}$$




$$\begin{array}{r} 01101000 \text{ (104)} \\ + \underline{11101111} \text{ (-17)} \\ \hline 01010111 \text{ (87)} \end{array}$$


Four Bit Subtractor

negating the
second operand

$$\begin{array}{cccc} b_3 & b_2 & b_1 & b_0 \\ \downarrow & \downarrow & \downarrow & \downarrow \\ /b_3 & /b_2 & /b_1 & /b_0 \\ + & & & \\ & & & 1 \end{array}$$



Four Bit Adder / Subtractor



Carry Lookahead Adder

- Calculation of carry out of MSB is slow for large Ripple Carry Adders
 - Carry has to propagate from LSB to the MSB
- CLA adder calculates groups of carries in parallel
- $C_{out} = 1$ from a bit position happens for 2 reasons
 - Carry is *generated* from this bit position
 - *Carry in* to this position is *propagated* to the next

Carry Generation and Propagation

$$\begin{array}{r} & 1 & 1 \\ & \text{01010010} \\ + & \underline{\text{00010011}} \\ \text{01100101} \end{array}$$

$$\begin{array}{r} & 1 & 1 & 1 \\ & \text{11000110} \\ + & \underline{\text{00101011}} \\ \text{11110001} \end{array}$$

$$\begin{array}{r} & 1 & 1 & 1 & 1 & 1 & 1 \\ & \text{11110101} \\ + & \underline{\text{01010011}} \\ \text{01001000} \end{array}$$

Carry Generation and Propagation

- Carry generation function for the i^{th} position

$$G_i = a_i \cdot b_i$$

- Carry propagation function for the i^{th} position

$$P_i = a_i + b_i$$

- Carry out of the i^{th} position

$$c_i = G_i + P_i \cdot c_{i-1}$$

Carry Out Equations for 4-bit Adder

$$c_0 = G_0 + P_0 \cdot c_{\text{in}}$$

carry in to LSB

$$G_i = a_i \cdot b_i$$

$$P_i = a_i + b_i$$




$$\begin{aligned}c_1 &= G_1 + P_1 \cdot c_0 \\&= G_1 + P_1 \cdot G_0 + P_1 \cdot P_0 \cdot c_{\text{in}}\end{aligned}$$

$$\begin{aligned}c_2 &= G_2 + P_2 \cdot c_1 \\&= G_2 + P_2 \cdot G_1 + P_2 \cdot P_1 \cdot G_0 + P_2 \cdot P_1 \cdot P_0 \cdot c_{\text{in}}\end{aligned}$$

$$\begin{aligned}c_3 &= G_3 + P_3 \cdot c_2 \\&= G_3 + P_3 \cdot G_2 + P_3 \cdot P_2 \cdot G_1 + P_3 \cdot P_2 \cdot P_1 \cdot G_0 + P_3 \cdot P_2 \cdot P_1 \cdot P_0 \cdot c_{\text{in}}\end{aligned}$$

generate carry from this position propagate carry generated in position 2 propagate carry generated in position 1 propagate carry generated in position 0 propagate carry in to position 0

32-bit CLA with 4-bit Building Blocks



4-bit Sum using
Ripple Carry
Addition


Carry Out using
Carry Lookahead

P's and G's
for all
CLA blocks
are generated
in parallel


Lecture 13: 19

Longest Delay (Critical Path)


Bits 31-28



Bits 7-4




Bits 3-0



same path for bits 27-8


Our Processor Does Arithmetic and Logical Operations



Arithmetic Logic Unit (ALU)

- **Combinational logic circuit that combines a variety of operations into a single unit**
- **Typical operations may include**
 - Addition and subtraction
 - Logical (OR, AND)
 - Shift and rotate
 - Comparisons
- **Computing core of a processor**

Example 8-bit Arithmetic Logic Unit



Example 8-bit Arithmetic Logic Unit

- **Operations**

- Addition and Subtraction
 - Bitwise AND and OR
 - Shift Left and Shift Right

- **Inputs**


- A, B, Carry In (CI)
 - Shift In (SI)
 - Code indicating operation to be performed (OP)

- **Outputs**

- Y, Carry Out (CO)
 - Shift Out (SO)
 - Flags regarding the result of the operation


Shift Operations

- Shift Left shifts each bit left by 1 position



- MSB shifted into SO, SI shifted into LSB

- Shift Right shifts each bit right by 1 position




- LSB shifted into SO, SI shifted into MSB

Other Common Shift Operations


- **Arithmetic Shift Right**
 - Preserves the sign bit
 - $11010000 \text{ ASR} = 11101000$
 - Equivalent to division by 2
 - Distinct from Logical Shift Right (previous slide)
- **Shift by n positions (not just 1)**
 - Multiplication by 2^n (left)
 - Division by 2^n (right)

Rotate Operations


- Rotate Left shifts each bit left by 1 position, but MSB wraps to LSB position



- Rotate Right shifts each bit right by 1 position, but LSB wraps to MSB position




ALU Block Diagram




ALU Operations

NAME	OP	BSEL	CI	LOP	SOP	OSEL	Operation
ADD	000	00	0	-	-	00	$Y = A + B + CI$
SUB	001	01	1	-	-	00	$Y = A + B' + CI$
AND	011	00	-	0	-	01	$Y = A \text{ AND } B$
OR	100	00	-	1	-	01	$Y = A \text{ OR } B$
SHL	101	-	-	-	0	10	$Y = A[6..0], SI$
SHR	110	-	-	-	1	10	$Y = SI, A[7..1]$
PASS	111	10	0	-	-	00	$Y = A + B + CI$



Comparison Operations

- To compare A and B, perform $A - B$
 - If the result is 0, then $A = B$
 - Z flag set to 1 whenever ALU result is 0
 - Can check for $A \geq B$ and $A < B$ by observing the MSB of the result (Y) of $A - B$



Before Next Class

- H&H 5.5

Next Time

Multiplication
Memories