ECE 4750 Computer Architecture, Fall 2015 T04 Fundamental Memory Microarchitecture

School of Electrical and Computer Engineering Cornell University

revision: 2015-10-14-13-18

1	Memory Microarchitectural Design Patterns	3
	1.1. Transactions and Steps	3
	1.2. Microarchitecture Overview	4
2	FSM Cache	5
	2.1. High-Level Idea for FSM Cache	6
	2.2. FSM Cache Datapath	7
	2.3. FSM Cache Control Unit	9
	2.4. Analyzing Performance	10
3	Pipelined Cache	12
3	Pipelined Cache 3.1. High-Level Idea for Pipelined Cache	12 13
3	Pipelined Cache 3.1. High-Level Idea for Pipelined Cache 3.2. Pipelined Cache Datapath and Control Unit	12 13 14
3	Pipelined Cache 3.1. High-Level Idea for Pipelined Cache 3.2. Pipelined Cache Datapath and Control Unit 3.3. Analyzing Performance	 12 13 14 20
3	Pipelined Cache 3.1. High-Level Idea for Pipelined Cache 3.2. Pipelined Cache Datapath and Control Unit 3.3. Analyzing Performance 3.4. Pipelined Cache with TLB	 12 13 14 20 22
3	Pipelined Cache 3.1. High-Level Idea for Pipelined Cache 3.2. Pipelined Cache Datapath and Control Unit 3.3. Analyzing Performance 3.4. Pipelined Cache with TLB 3.5. Cache Microarchitecture Optimizations	 12 13 14 20 22 26
3	Pipelined Cache 3.1. High-Level Idea for Pipelined Cache 3.2. Pipelined Cache Datapath and Control Unit 3.3. Analyzing Performance 3.4. Pipelined Cache with TLB 3.5. Cache Microarchitecture Optimizations Case Study: ARM Cortex A8 and Intel Core i7	 12 13 14 20 22 26 33

4.2.	Intel Core i7															34

1. Memory Microarchitectural Design Patterns

Time N	Mem Accesses	Avg Cycles Ti	me
Mem Access Sequence	Sequence	$\overline{\text{Mem Access}} \wedge \overline{\text{Cy}}$	ycle
$\frac{\text{Avg Cycles}}{\text{Mem Access}} = \frac{\text{Avg Cycles}}{\text{Hit}} - \frac{1}{1}$	$+\left(\frac{\text{Num Misses}}{\text{Num Accesse}}\right)$	$\frac{8}{28} imes \frac{\text{Avg Extra Cy}}{\text{Miss}}$	$\frac{\text{cles}}{}$
Microarchitecture	Hit Latency	Extra Accesses for Translation	
ECM Casha		1,	
FSIVI Cache	>1	1+	
Pipelined Cache	≈ 1	1+	
Pipeliped Cache + TI	D	2	

1.1. Transactions and Steps

- We can think of each memory access as a transaction
- Executing a memory access involves a sequence of steps
 - Check Tag : Check one or more tags in cache
 - Select Victim : Select victim line from cache using replacement policy
 - Evict Victim : Evict victim line from cache and write victim to memory
 - Refill : Refill requested line by reading line from memory
 - Write Mem : Write requested word to memory
 - Access Data : Read or write requested word in cache

Steps for Write-Through with No Write Allocate

1.2. Microarchitecture Overview



Steps for Write-Back with Write Allocate

2. FSM Cache

$\frac{\text{Time}}{\text{Mem Access Sequence}} = \frac{\text{Men}}{\text{Sequence}}$	$\frac{\text{m Accesses}}{\text{Sequence}} \times$	$\frac{\text{Avg Cycles}}{\text{Mem Access}} \times \frac{\text{Time}}{\text{Cycle}}$
$\frac{\text{Avg Cycles}}{\text{Mem Access}} = \frac{\text{Avg Cycles}}{\text{Hit}} + \left(\frac{1}{1000}\right)$	(<u>Num Misses</u> Num Accesse	$\frac{1}{2} \times \frac{\text{Avg Extra Cycles}}{\text{Miss}}$
		Testus Assesses
Microarchitecture	Hit Latency	for Translation
Microarchitecture FSM Cache	Hit Latency >1	for Translation 1+
Microarchitecture FSM Cache Pipelined Cache	Hit Latency >1 ≈1	for Translation 1+ 1+

Assumptions

- Page-based translation, no TLB, physically addr cache
- Single-ported combinational SRAMs for tag, data storage
- Unrealistic combinational main memory
- Cache requests are 4 B

Configuration

- Four 16 B cache lines
- Two-way set-associative
- Replacement policy: LRU
- Write policy: write-through, no write allocate



2.1. High-Level Idea for FSM Cache



6

2.2. FSM Cache Datapath

As with processors, we can design our cache datapath by incrementally adding support for each transaction and resolving conflicts using muxes.

Implementing READ transactions that hit



MT: Check tag MRD: Read data array, return cacheresp

Implementing READ transactions that miss





Implementing WRITE transactions that miss

Implementing WRITE transactions that hit



2.3. FSM Cache Control Unit



We will need to keep valid bits in the control unit, with one valid bit for every cache line. We will also need to keep use bits which are updated on every access to indicate which was the last "used" line. Assume we create the following two internal control signals to be used in the FSM control unit.

```
victim = !use[idx]
```

	tar	ray0	taı	rray1	da	irray	darray	worden	z4b	men	nreq	cachresp
	en	wen	en	wen	en	wen	sel	sel	sel	val	op	val
MT	ch wen en wen											
MRD												
R0												
R1												
MWD												

2.4. Analyzing Performance



Estimating cycle time



- register read/write = 1τ
- tag array read/write = 10τ
- data array read/write = 10τ
- mem read/write = 20τ
- decoder $= 3\tau$
- comparator $= 10\tau$
- mux $= 3\tau$
- repl unit $= 0\tau$
- $z4b = 0\tau$

Estimating AMAL

Consider the following sequence of memory acceses which might correspond to copying 4 B elements from a source array to a destination array. Each array contains 64 elements. What is the AMAL?

rd 0x1000 wr 0x2000 rd 0x1004 wr 0x2004 rd 0x1008 wr 0x2008 ... rd 0x1040 wr 0x2040

Consider the following sequence of memory acceses which might correspond to incrementing 4 B elements in an array. The array contains 64 elements. What is the AMAL?

rd 0x1000 wr 0x1000 rd 0x1004 wr 0x1004 rd 0x1008 wr 0x1008 ... rd 0x1040 wr 0x1040

3. Pipelined Cache

$\frac{\text{Time}}{\text{Mem Access Sequence}} = \frac{\text{Men}}{\text{Sequence}}$	$\frac{m \text{ Accesses}}{\text{Sequence}} \times$	$\frac{\text{Avg Cycles}}{\text{Mem Access}} \times \frac{\text{Time}}{\text{Cycle}}$
$\frac{\text{Avg Cycles}}{\text{Mem Access}} = \frac{\text{Avg Cycles}}{\text{Hit}} + \left(\frac{1}{1000}\right)$	(Num Misses	$\frac{1}{25} \times \frac{\text{Avg Extra Cycles}}{\text{Miss}}$
Microarchitecture	Hit Latency	Extra Accesses for Translation
FSM Cache Pipelined Cache	>1	1+
Pipelined Cache + TLB	≈ 1	≈ 0

Assumptions

- Page-based translation, no TLB, physically addr cache
- Single-ported combinational SRAMs for tag, data storage
- Unrealistic combinational main memory
- Cache requests are 4 B

Configuration

- Four 16 B cache lines
- Direct-mapped
- Replacement policy: LRU
- Write policy: write-through, no write allocate



3.1. High-Level Idea for Pipelined Cache



3.2. Pipelined Cache Datapath and Control Unit

As with processors, we incrementally adding support for each transaction and resolving conflicts using muxes.

Implementing READ transactions that hit



Implementing WRITE transactions that hit





Implementing transactions that miss

- Hybrid pipeline/FSM design pattern
- Hit path is pipelined with two-cycle hit latency
- Miss path stalls in M0 stage to refill cache line

Pipeline diagram for pipelined cache with 2-cycle hit latency

rd	(hit)							
wr	(hit)							
rd	(miss)							
rd	(miss)							
wr	(miss)							
rd	(hit)							



Parallel read with pipelined write datapath

Pipeline diagram for parallel read with pipelined write

rd (hit)								
rd (hit)								
rd (hit)								
wr (hit)								
wr (hit)								
rd (hit)								

- Achieves single-cycle hit latency for reads
- Two-cycle hit latency for writes, but is this latency observable?
- With write acks, send write-ack back in M0 stage
- How do we resolve structural hazards?

Resolving structural hazard by exposing in ISA

rd (hit)							
wr (hit)							
nop							
rd (hit)							

Resolving structural hazard with hardware stalling

rd (hit)							
wr (hit)							
rd (hit)							

Resolving structural hazard with hardware duplication

rd (hit)							
wr (hit)							
rd (hit)							

Resolving RAW data hazard with software scheduling

Software scheduling: hazard depends on memory address, so difficult to know at compile time!

Resolving RAW data hazard with hardware stalling

 $ostall_Y = \dots$

Resolving RAW data hazard with hardware bypassing

We could use the previous stall signal as our bypass signal, but we will also need a new bypass path in our datapath. Draw this new bypass path on the following datapath diagram.



Parallel read and pipelined write in set associative caches

To implement parallel read in set-associative caches, we must speculatively read a line from each way in parallel with tag check. This can be expensive in terms of latency, motivating two-cycle hit latencies for highly associative caches.



3.3. Analyzing Performance



Estimating cycle time



Estimating AMAL

Consider the following sequence of memory acceses which might correspond to copying 4 B elements from a source array to a destination array. Each array contains 64 elements. What is the AMAL?

rd Ox1	000										
wr Ox2	000										
rd Ox1	004										
wr Ox2	004										
rd Ox1	800										
wr Ox2	800										
rd Ox1	00c										
wr Ox2	00c										
wr Ox1	010										

3.4. Pipelined Cache with TLB

How should we integrate a MMU (TLB) into a pipelined cache?

Physically Addressed Caches

Perform memory translation before cache access

- Advantages:
 - Physical addresses are unique, so cache entries are unique
 - Updating memory translation simply requires changing TLB
- Disadvantages:
 - Increases hit latency

Virtually Addressed Caches

Perform memory translation after or in parallel with cache access



- Advantages:
 - Simple one-step process for hits
- Disadvantages:
 - Intra-program protection (store protection bits in cache?)
 - I/O uses physical addr (map into virtual addr space?)
 - Virtual address homonyms
 - Virtual address synonyms (aliases)

Virtual Address Homonyms

Single virtual address points to two physical address.



- Example scenario
 - Program 1 brings VA 0x3000 into cache
 - Program 1 is context swapped for program 2
 - Program 2 hits in cache, but gets incorrect data!
- Potential solutions
 - Flush cache on context swap
 - Store program ids (address space IDS) in cache



Virtual Address Synonyms (Aliases)

- Example scenarios
 - User and OS can potentially have different VAs point to same PA
 - Memory map the same file (via mmap) in two different programs
- Potential solutions
 - Hardware checks all ways (and potentially different sets) on a miss to ensure that a given physical address can only live in one location in cache
 - Software forces aliases to share some address bits (page coloring) reducing the number of sets we need to check on a miss (or reducing the need to check any other locations for a direct mapped cache)

Virtually Indexed and Physically Tagged Caches



- Page offset is the same in VA and PA
- Up to n bits of physical address available without translation
- If index bits + cache offset (n+b) < page offset bits (m), can do translation in parallel with reading out the physical tag and data
- Complete (physical) tag check once tag/data access complete
- With 4 KB pages, direct-mapped cache must be <= 4 KB
- Larger page sizes (decrease k) or higher associativity (decrease n) enable larger virtually indexed, physically tagged caches

3.5. Cache Microarchitecture Optimizations



AMAL = Hit Latency + (Miss Rate \times Miss Penalty)

- Reduce hit time
 - Small and simple caches
- Reduce miss penalty
 - Multi-level cache hierarchy
 - Prioritize reads

- Reduce miss rate
 - Large block size
 - Large cache size
 - High associativity
 - Hardware prefetching
 - Compiler optimizations

Reduce Hit Latency: Small & Simple Caches



Reduce Miss Rate: Large Block Size



- · Less tag overhead
- Exploit fast burst transfers from DRAM and over wide on-chip busses
- Can waste bandwidth if data is not used
- Fewer blocks \rightarrow more conflicts

Reduce Miss Rate: Large Cache Size or High Associativity



Reduce Miss Rate: Hardware Prefetching



- Previous techniques only help capacity and conflict misses
- Hardware prefetcher looks for patterns in miss address stream
- Attempts to predict what the next miss might be
- Prefetches this next miss into a pfetch buffer
- Very effective in reducing compulsory misses for streaming accesses

Reduce Miss Rate: Compiler Optimizations

- Restructuring code affects the data block access sequence
 - Group data accesses together to improve spatial locality
 - Re-order data accesses to improve temporal locality
- Prevent data from entering the cache
 - Useful for variales that will only be accessed once before eviction
 - Needs mechanism for software to tell hardware not to cache data ("no-allocate" instruction hits or page table bits)
- Kill data that will never be used again
 - Streaming data exploits spatial locality but not temporal locality
 - Replace into dead-cache locations

Loop Interchange and Fusion

What type of locality does each optimization improve?

```
for(j=0; j < N; j++) {</pre>
                                    for(i=0; i < N; i++)</pre>
    for(i=0; i < M; i++) {</pre>
                                           a[i] = b[i] * c[i];
        x[i][j] = 2 * x[i][j];
    }
 }
                                    for(i=0; i < N; i++)</pre>
                                          d[i] = a[i] * c[i];
for(i=0; i < M; i++) {</pre>
    for(j=0; j < N; j++) {</pre>
        x[i][j] = 2 * x[i][j];
    }
                                    for(i=0; i < N; i++)</pre>
 }
                                   ł
                                            a[i] = b[i] * c[i];
                                            d[i] = a[i] * c[i];
                                    }
```

Matrix Multiply with Naive Code

```
j
                                           z
for(i=0; i < N; i++)</pre>
   for(j=0; j < N; j++) {</pre>
      r = 0;
      for (k=0; k < N; k++)
                                           k
         r = r + y[i][k] * z[k][j];
      x[i][j] = r;
   }
                                k
                                           х
                                                    j
                       У
                       i
                                          i
 Not touched
                   Old access
                                        New access
```

Matrix Multiply with Cache Tiling

```
for(jj=0; jj < N; jj=jj+B)</pre>
     for (kk=0; kk < N; kk=kk+B)
                                                               j
                                                      z
        for(i=0; i < N; i++)</pre>
             for(j=jj; j < min(jj+B,N); j++) {</pre>
                r = 0;
                for(k=kk; k < min(kk+B,N); k++) k</pre>
                    r = r + y[i][k] * z[k][j];
                x[i][j] = x[i][j] + r;
             }
                                                               j
                                          k
                                                      х
                                У
                                                    i
                                i
```

Reduce Miss Penalty: Multi-Level Caches



 $AMAL_{L1} = Hit Latency of L1 + (Miss Rate of L1 × AMAL_{L2})$

AMAL_{L2} = Hit Latency of L2 + (Miss Rate of L2 \times Miss Penalty of L2)

- Local miss rate = misses in cache / accesses to cache
- Global miss rate = misses in cache / processor memory accesses
- Misses per instruction = misses in cache / number of instructions

Reduce Miss Penalty: Multi-Level Caches

- Use smaller L1 is there is also a L2
 - Trade increased L1 miss rate for reduced L1 hit time & L1 miss penalty
 - Reduces average access energy
- Use simpler write-through L1 with on-chip L2
 - Write-back L2 cahce absorbs write traffic, doesn't go off-chip
 - Simplifies processor pipeline
 - Simplifies on-chip coherence issues
- Inclusive Multilevel Cache
 - Inner cache holds copy of data in outer cache
 - External coherence is simpler
- Exclusive Multilevel Cache
 - Inner cache may hold data in outer cache
 - Swap lines between inner/outer cache on miss

Reduce Miss Penalty: Prioritize Reads



- Processor not stalled on writes, and read misses can go ahead of writes to main memory
- Write buffer may hold updated value of location needed by read miss
 - On read miss, wait for write buffer to be empty
 - Check write buffer addresses and bypass

Cache Optimizations Impact on Average Memory Access Latency

Technique	Hit Lat	Miss Rate	Miss Penalty	BW	нw
rechnique	Dut	Rute	Tenuity	DII	11.00
Smaller caches	—	+			0
Avoid TLB before indexing	_				1
Large block size		_	+		0
Large cache size	+	_			1
High associativity	+	_			1
Hardware prefetching		_			2
Compiler optimizations		_			0
Multi-level cache			_		2
Prioritize reads			_		1
Pipelining	+			+	1

4. Case Study: ARM Cortex A8 and Intel Core i7

4.1. ARM Cortex A8



- L1 data cache
 - 32 KB, 64 B cache lines, 4-way set-associative with random replacement
 - 32K/64 = 512 cache lines, 128 lines per set (set index = 7 bits)
 - Virtually indexed, physically tagged with single-cycle hit latency
- Memory management unit
 - TLB with multi-level page tables in physical memory
 - TLB has 32 entries, fully associative, hardware TLB miss handler
 - Variable page size: 4 KB, 16 KB, 64 KB, 1 MB, 16 MB (fig shows 16 KB)
 - TLB tag entries can have wildcards to support multiple page sizes
- L2 cache
 - 1 MB, 64 B cache lines, 8-way set-associative
 - 1M/64 = 16K cache lines, 2K lines per set (set index = 11 bits)
 - Physically addressed with multi-cycle hit latency

4.2. Intel Core i7

Characteristic	L1	L2	L3	
Size	32 KB I/32 KB D	256 KB	2 MB per core	
Associativity	4-way I/8-way D	8-way	16-way	
Access latency	4 cycles, pipelined	10 cycles	35 cycles	
Replacement scheme	Pseudo-LRU	Pseudo- LRU	Pseudo-LRU but with an ordered selection algorihtm	

- Write-back with merging write buffer (more like no write allocate)
- L3 is inclusive of L1/L2
- Hardware prefetching from L2 into L1, from L3 into L2
- Virtually indexed, physically tagged L1 caches
- Physically addressed L2/L3 caches

Characteristic	Instruction TLB	Data DLB	Second-level TLB	
Size	128	64	512	
Associativity	4-way	4-way	4-way	
Replacement	Pseudo-LRU	Pseudo-LRU	Pseudo-LRU	
Access latency	1 cycle	1 cycle	6 cycles	
Miss	7 cycles	7 cycles	Hundreds of cycles to access page table	

- 48 bit virtual addresses and 36 bit physical addresses (36 GB physical mem)
- 4 KB pages except for few large 2–4MB pages in L1 TLBs

