ECE 4750 Computer Architecture, Fall 2015 T02 Fundamental Processor Microarchitecture

School of Electrical and Computer Engineering Cornell University

revision: 2015-09-23-20-19

1	Processor Microarchitectural Design Patterns	3
	1.1. Transactions and Steps	3
	1.2. Microarchitecture: Control/Datapath Split	4
2	PARCv1 Single-Cycle Processor	5
	2.1. High-Level Idea for Single-Cycle Processors	6
	2.2. Single-Cycle Processor Datapath	7
	2.3. Single-Cycle Processor Control Unit	12
	2.4. Analyzing Performance	12
3	PARCv1 FSM Processor	15
	3.1. High-Level Idea for FSM Processors	16
	3.2. FSM Processor Datapath	16
	3.3. FSM Processor Control Unit	23
	3.4. Analyzing Performance	27
4	PARCv1 Pipelined Processor	29
	4.1. High-Level Idea for Pipelined Processors	30
	4.2. Pipelined Processor Datapath and Control Unit	32

5	Pipeline Hazards: RAW Data Hazards	37
	5.1. Expose in Instruction Set Architecture	39
	5.2. Hardware Stalling	40
	5.3. Hardware Bypassing/Forwarding	41
	5.4. RAW Data Hazards Through Memory	45
6	Pipeline Hazards: Control Hazards	46
	6.1. Expose in Instruction Set Architecture	48
	6.2. Hardware Speculation	49
	6.3. Interrupts and Exceptions	52
7	Pipeline Hazards: Structural Hazards	57
	7.1. Expose in Instruction Set Architecture	58
	7.2. Hardware Stalling	58
	7.3. Hardware Duplication	59
8	Pipeline Hazards: WAW and WAR Name Hazards	60
	8.1. Software Renaming	61
	8.2. Hardware Stalling	62
9	Summary of Processor Performance	62
10	Case Study: Transition from CISC to RISC	66
	10.1. Example CISC: IBM 360/M30	67
	10.2. Example RISC: MIPS R2K	70

2.0. Transactions and Steps

1. Processor Microarchitectural Design Patterns

Time _	Instructions	Cycles	Time
Program –	Program	Tinstruction	\overline{Cycles}

- Instructions / program depends on source code, compiler, ISA
- Cycles / instruction (CPI) depends on ISA, microarchitecture
- Time / cycle depends upon microarchitecture and implementation


Microarchitecture	CPI	Cycle Time
Single-Cycle Processor	1	long
FSM Processor	>1	short
Pipelined Processor	≈ 1	short

1.1. Transactions and Steps

- We can think of each instruction as a transaction
- Executing a transaction involves a sequence of steps

	addu	addiu	mul	lw	sw	j	jal	jr	bne
Fetch Instruction	1	1	1	1	1	1	1	1	1
Decode Instruction	1	1	1	1	1	1	1	1	1
Read Registers	1	1	1	1	1			1	1
Register Arithmetic	1	1	1	1	1				1
Read Memory				1					
Write Memory					1				
Write Registers	1	1	1	1			1		
Update PC	1	1	1	1	1	1	1	1	1

1.2. Microarchitecture: Control/Datapath Split



2. PARCv1 Single-Cycle Processor


Time	Instructions	Cycles	Time
Program –	Program	^ Instruction ^	Cycles

- Instructions / program depends on source code, compiler, ISA
- Cycles / instruction (CPI) depends on ISA, microarchitecture
- Time / cycle depends upon microarchitecture and implementation

Microarchitecture	CPI	Cycle Time
Single-Cycle Processor	1	long
FSM Processor	>1	short
Pipelined Processor	≈ 1	short


Technology Constraints

- Assume technology where logic is not too expensive, so we do not need to overly minimize the number of registers and combinational logic
- Assume multi-ported register file with a reasonable number of ports is feasible
- Assume a dual-ported combinational memory



2.1. High-Level Idea for Single-Cycle Processors

	addu	addiu	mul	lw	sw	j	jal	jr	bne
Fetch Instruction	1	1	1	1	1	1	1	1	1
Decode Instruction	1	1	1	1	1	1	1	1	1
Read Registers	1	1	1	1	1			1	1
Register Arithmetic	1	1	1	1	1				1
Read Memory				1					
Write Memory					1				
Write Registers	1	1	1	1			1		
Update PC	1	1	1	1	1	1	1	1	1



2.2. Single-Cycle Processor Datapath


Implementing ADDU Instruction




Implementing ADDIU Instruction




Implementing ADDU and ADDIU Instructions




Adding the MUL Instruction




Adding the LW and SW Instructions




Adding the J Instruction



Adding the JAL and JR Instructions



Adding the BNE Instruction



addr .


data

addr

data

Adding a New Auto-Incrementing Load Instruction

Draw on the datapath diagram what paths we need to use as well as any new paths we will need to add in order to implement the following auto-incrementing load instruction.



data

inst	pc sel		alu func		rf waddr			-
addu	pc+4	rf	+	alu	rd	1	1	0
addiu								
mul	pc+4	rf	×	mul	rd	1	1	0
lw	pc+4	sext	+	mem	rt	1	1	1
SW								
j	j_targ	_	_	_	_	0	1	0
jal								
jr	jr	_	_	_	_	0	1	0
bne								
lw.ai								

2.3. Single-Cycle Processor Control Unit


2.4. Analyzing Performance

Time	Instructions	Cycles	Time
Program _	Program	[×] Instruction	[×] Cycles

- Instructions / program depends on source code, compiler, ISA
- Cycles / instruction (CPI) depends on ISA, microarchitecture
- Time / cycle depends upon microarchitecture and implementation

Estimating cycle time

There are many paths through the design that start at a state element and end at a state element. The "critical path" is the longest path across all of these paths. We can usually use a simple first-order static timing estimate to estimate the cycle time (i.e., the clock period and thus also the clock frequency).



- register read = 1τ
- register write $= 1\tau$
- regfile read $= 10\tau$
- regfile write $= 10\tau$
- memory read = 20τ
- memory write = 20τ
- +4 unit = 4τ
- sext unit = 1τ
- br_tgen = 8τ
- j_tgen = 1τ
- mux
- multiplier $= 20\tau$
- alu = 10τ

 $= 3\tau$

Estimating execution time

Using our first-order equation for processor performance, how long in nanoseconds will it take to execute the vector-vector add example assuming n is 64?

loop:		
lw	r12,	0(r4)
lw	r13,	0(r5)
addu	r14,	r12, r13
SW	r14,	0(r6)
addiu	r4,	r4, 4
addiu	r5,	r5, 4
addiu	r6,	r6, 4
addiu	r7,	r7, -1
bne	r7,	r0, loop
jr	r31	

Using our first-order equation for processor performance, how long in nanoseconds will it take to execute the mystery program assuming n is 64 and that we find a match on the last element.

```
addiu r12, r0, 0
loop:
lw r13, 0(r4)
bne r13, r6, foo
addiu r2, r12, 0
jr r31
foo:
addiu r4, r4, 4
addiu r12, r12, 1
bne r12, r5, loop
addiu r2, r0, -1
jr r31
```

3. PARCv1 FSM Processor


Time	Instructions	Cycles	Time
Program –	Program	[^] Instruction	$\sim \overline{\text{Cycles}}$

- Instructions / program depends on source code, compiler, ISA
- Cycles / instruction (CPI) depends on ISA, microarchitecture
- Time / cycle depends upon microarchitecture and implementation

Microarchitecture	CPI	Cycle Time
Single-Cycle Processor	1	long
FSM Processor	>1	short
Pipelined Processor	≈ 1	short


Technology Constraints

- Assume legacy technology where logic is expensive, so we want to minimize the number of registers and combinational logic
- Assume an (unrealistic) combinational memory
- Assume multi-ported register files and memories are too expensive, these structures can only have a single read/write port



3.1. High-Level Idea for FSM Processors


	addu	addiu	mul	lw	sw	j	jal	jr	bne
Fetch Instruction	1	1	1	1	1	1	1	1	1
Decode Instruction	1	1	1	1	1	1	1	1	1
Read Registers	1	1	1	1	1			1	1
Register Arithmetic	1	1	1	1	1				1
Read Memory				1					
Write Memory					1				
Write Registers	1	1	1	1			1		
Update PC	1	1	1	1	1	1	1	1	1




3.2. FSM Processor Datapath

Implementing an FSM datapath requires thinking about the required FSM states, but we will defer discussion of how to implement the control logic to the next section.


Implementing Fetch Sequence



Implementing ADDU Instruction



Full Datapath for PARCv1 FSM Processor



MUL Instruction

mul rd, rs, rt M0: $A \leftarrow RF[r0]$ M1: $B \leftarrow RF[rs]$ M2: $C \leftarrow RF[rt]$ M3: $A \leftarrow A +$? B; $B \leftarrow B << 1; C \leftarrow C >> 1$ M4: $A \leftarrow A +$? B; $B \leftarrow B << 1; C \leftarrow C >> 1$... M35: $RF[rd] \leftarrow A +$? B; goto F0

LW Instruction

lw rt, offset(rs) L0: $A \leftarrow RF[rs]$ L1: $B \leftarrow sext(offset)$ L2: memreq.addr $\leftarrow A + B$ L3: $RF[rt] \leftarrow RD$; goto F0

SW Instruction

```
sw rt, offset(rs)

S0: WD \leftarrow RF[rt]

S1: A \leftarrow RF[rs]

S2: B \leftarrow sext(imm)

S3: memreq.addr \leftarrow A + B; goto F0
```

J Instruction j targ J0: $B \leftarrow targ << 2$ J1: $PC \leftarrow A$ it B; goto F0

JAL Instruction

jal targ JA0: RF[31] \leftarrow PC JA1: B \leftarrow targ << 2 JA2: PC \leftarrow A jt B; goto F0

JR Instruction

jr rs


JR0: PC \leftarrow RF[rs]; goto F0


BNE Instruction

bne rs, rt, offset B0: $A \leftarrow RF[rs]$ B1: $B \leftarrow RF[rt]$ B2: $A \leftarrow sext(offset) << 2;$ if A == B goto F0 B3: $B \leftarrow PC$ B4: $PC \leftarrow A + B$; goto F0

Adding a Complex Instruction

FSM processors simplify adding complex instructions. New instructions usually do not require datapath modifications, only additional states.






Adding a New Auto-Incrementing Load Instruction


Implement the following auto-incrementing load instruction using pseudo-control-signal syntax. Modify the datapath if necessary.

$$\texttt{lw.ai rt, offset(rs)} \\ \texttt{R[rt]} \gets \texttt{M[R[rs] + sext(offset)]; R[rs]} \gets \texttt{R[rs]} + 4$$






3.3. FSM Processor Control Unit





We will study three techniques for implementing FSM control units:

- Hardwired control units are high-performance, but inflexible
- Horizontal µcoding increases flexibility, requires large control store
- Vertical µcoding is an intermediate design point

Hardwired FSM









F0: memreq.addr \leftarrow PC; A \leftarrow PC F1: IR \leftarrow RD F2: PC \leftarrow A + 4; A \leftarrow A + 4; goto inst A0: $A \leftarrow RF[rs]$ A1: $B \leftarrow RF[rt]$ A2: $RF[rd] \leftarrow A + B$; goto F0

		Bu	s Ena	bles			Reg	giste	r Ena	able	5	N	lux	F	unc]	RF	Μ	Req
state	pc	iau	alu	rf	rd	pc	ir	а	b	с	wd	b	с	iau	alu	sel	wen	val	op
F0	1	0	0	0	0	0	0	1	0	0	0	-	-	-	-	-	0	1	r
F1	0	0	0	0	1	0	1	0	0	0	0	-	-	-	-	-	0	0	-
F2	0	0	1	0	0	1	0	1	0	0	0	-	-	-	+4	-	0	0	-
A0																			
A1																			
A2																			

Vertically Microcoded FSM



- Use memory array (called the control store) instead of random logic to encode both the control signal logic and the state transition logic
- Enables a more systematic approach to implementing complex multi-cycle instructions
- Microcoding can produce good performance if accessing the control store is much faster than accessing main memory
- Read-only control stores might be replaceable enabling in-field updates, while read-write control stores can simplify diagnostics and microcode patches




Control signal store for microcoded control unit

B0: A ← RF[rs] B1: B ← RF[rt] B2: A ← sext(offset) << 2; if A == B goto F0


B3: $B \leftarrow PC$ B4: $PC \leftarrow A + B$; goto F0

		Bu	s Ena	bles	6		Reg	giste	r Ena	ble	5	N	lux	F	unc	1	RF	Μ	Req	
state	pc	iau	alu	rf	rd	pc	ir	a	b	с	wd	b	с	iau	alu	sel	wei	n val	op	next
B0	0	0	0	1	0	0	0	1	0	0	0	-	-	-	-	rs	0	0	-	
B1	0	0	0	1	0	0	0	0	1	0	0	b	-	-	-	rt	0	0	-	
B2	0	1	0	0	0	0	0	1	0	0	0	-	-	sis	cmp) _	0	0	-	
B3	1	0	0	0	0	0	0	0	1	0	0	b	-	-	-	-	0	0	-	
B4	0	0	1	0	0	1	0	0	0	0	0	-	-	-	+	-	0	0	-	

3.4. Analyzing Performance



Estimating cycle time



- register read/write = 1τ
- regfile read/write = 10τ
- mem read/write = 20τ
- iau unit $= 1\tau$
- mux $= 3\tau$
- alu = 10τ
- 1b shifter = 1τ
- tri-state buf $= 1\tau$

Estimating execution time

Using our first-order equation for processor performance, how long in nanoseconds will it take to execute the vector-vector add example assuming n is 64?

```
loop:
lw r12, 0(r4)
lw r13, 0(r5)
addu r14, r12, r13
sw r14, 0(r6)
addiu r4, r4, 4
addiu r5, r5, 4
addiu r6, r6, 4
addiu r7, r7, -1
bne r7, r0, loop
jr r31
```

Using our first-order equation for processor performance, how long in nanoseconds will it take to execute the mystery program assuming n is 64 and that we find a match on the last element.

```
addiu r12, r0, 0
loop:
lw r13, 0(r4)
bne r13, r6, foo
addiu r2, r12, 0
jr r31
foo:
addiu r4, r4, 4
addiu r12, r12, 1
bne r12, r5, loop
addiu r2, r0, -1
jr r31
```

4. PARCv1 Pipelined Processor


Time _	Instructions	Cycles	Time
Program –	Program	^ Instruction ´	[^] Cycles

- Instructions / program depends on source code, compiler, ISA
- Cycles / instruction (CPI) depends on ISA, microarchitecture
- Time / cycle depends upon microarchitecture and implementation

Microarchitecture	CPI	Cycle Time
Single-Cycle Processor	1	long
FSM Processor	>1	short
Pipelined Processor	≈ 1	short

Technology Constraints


- Assume modern technology where logic is cheap and fast (e.g., fast integer ALU)
- Assume multi-ported register files with a reasonable number of ports are feasible
- Assume small amount of very fast memory (caches) backed by large, slower memory



4.1. High-Level Idea for Pipelined Processors


- Anne, Brian, Cathy, and Dave each have one load of clothes
- Washing, drying, folding, and storing each take 30 minutes

Fixed Time-Slot Laundry



Pipelined Laundry

Pipelined Laundry with Slow Dryers




Pipelining lessons

- Multiple transactions operate simultaneously using different resources
- Pipelining does not help the transaction latency
- Pipelining does help the transaction throughput
- Potential speedup is proportional to the number of pipeline stages
- Potential speedup is limited by the slowest pipeline stage
- Potential speedup is reduced by time to fill the pipeline


Applying pipelining to processors

	addu	addiu	mul	lw	sw	j	jal	jr	bne
Fetch Instruction	1	1	1	1	1	1	1	1	1
Decode Instruction	1	1	1	1	1	1	1	1	1
Read Registers	1	1	1	1	1			1	1
Register Arithmetic	1	1	1	1	1				1
Read Memory				1					
Write Memory					1				
Write Registers	1	1	1	1			1		
Update PC	1	1	1	1	1	1	1	1	1




4.2. Pipelined Processor Datapath and Control Unit

- Incrementally develop an unpipelined datapath
- Keep data flowing from left to right
- Position control signal table early in the diagram
- Divided datapath/control into stages by inserting pipeline registers
- Keep the pipeline stages roughly balanced
- Forward arrows should avoid "skipping" pipeline registers
- Backward arrows will need careful consideration



Adding a new auto-incrementing load instruction

Draw on the above datapath diagram what paths we need to use as well as any new paths we will need to add in order to implement the following auto-incrementing load instruction.



lw.ai rt, imm(rs)

Pipeline diagrams

addiu r1, r2,	1							
addiu r3, r4,	1							
addiu r5, r6,	1							

What would be the total execution time if these three instructions were repeated 10 times?


Hazards occur when instructions interact with each other in pipeline

- RAW Data Hazards: An instruction depends on a data value produced by an earlier instruction
- Control Hazards: Whether or not an instruction should be executed depends on a control decision made by an earlier instruction
- Structural Hazards: An instruction in the pipeline needs a resource being used by another instruction in the pipeline
- WAW and WAR Name Hazards: An instruction in the pipeline is writing a register that an earlier instruction in the pipeline is either writing or reading


Stalling and squashing instructions

- Stalling: An instruction *originates* a stall due to a hazard, causing all instructions earlier in the pipeline to also stall. When the hazard is resolved, the instruction no longer needs to stall and the pipeline starts flowing again.
- Squashing: An instruction *originates* a squash due to a hazard, and squashes all previous instructions in the pipeline (but not itself). We restart the pipeline to begin executing a new instruction sequence.

Control logic with no stalling and no squashing




Control logic with stalling and no squashing



ostall_B	Originating stall due to hazards detected in B stage.
stall_B	Should we actually stall B stage? Factors in ostalls due to hazards and ostalls from later pipeline stages.
next_val_B	Only send transaction to next stage if transaction in B stage is valid and we are not stalling B stage.

Control logic with stalling and squashing



squash_B	Should we squash B stage? Factors in the originating squashes from later pipeline stages. An originating squash from B stage means to squash all stages <i>earlier</i> than B, so osquash_B is <i>not</i> factored into squash_B.
ostall_B	A squash takes priority, since a squashed transaction is invalid and thus it should not originate a stall.
stall_B	A squash takes priority, since a squashed transaction is invalid and thus it should not actually stall.
osquash_B	Originating squash due to hazards detected in B stage. A squash takes priority, since a squashed transaction is invalid and thus it should not originate a squash. A stall also takes priority, since a stalling transactions should not originate a squash.
next_val_B	Only send transaction to next stage if transaction in B stage is valid and we are not stalling or squashing B stage.


5. Pipeline Hazards: RAW Data Hazards

RAW data hazards occur when one instruction depends on a data value produced by a preceding instruction still in the pipeline. We use architectural dependency arrows to illustrate RAW dependencies in assembly code sequences.

addiu r1, r2, 1 addiu r3, r1, 1 addiu r4, r3, 1

Using pipeline diagrams to illustrate RAW hazards

We use microarchitectural dependency arrows to illustrate RAW hazards on pipeline diagrams.



addiu r1, r2,	1							
addiu r3, r1,	1							
addiu r4, r3,	1							

Approaches to resolving data hazards

- Expose in Instruction Set Architecture: Expose data hazards in ISA forcing compiler to explicitly avoid scheduling instructions that would create hazards (i.e., software scheduling for correctness)
- Hardware Scheduling: Hardware dynamically schedules instructions to avoid RAW hazards, potentially allowing instructions to execute out of order
- Hardware Stalling: Hardware includes control logic that freezes later instructions until earlier instruction has finished producing data value; software scheduling can still be used to avoid stalling (i.e., software scheduling for performance)
- Hardware Bypassing/Forwarding: Hardware allows values to be sent from an earlier instruction to a later instruction before the earlier instruction has left the pipeline (sometimes called *forwarding*)
- Hardware Speculation: Hardware guesses that there is no hazard and allows later instructions to potentially read invalid data; detects when there is a problem, squashes and then re-executes instructions that operated on invalid data

5.1. Expose in Instruction Set Architecture

Insert nops to delay read of earlier	Insert independent instructions to
write. These nops count as real	delay read of earlier write, and
instructions increasing	only use nops if there is not
instructions per program.	enough useful work
addiu r1, r2, 1	addiu r1, r2, 1
nop	addiu r6, r7, 1
nop	addiu r8, r9, 1
nop	nop
addiu r3, r1, 1	addiu r3, r1, 1
nop	nop
nop	nop
nop	nop
addiu r4, r3, 1	addiu r4, r3, 1

Pipeline diagram showing software scheduling for RAW data hazards

addiu r1, r2, 1							
addiu r6, r7, 1							
addiu r8, r9, 1							
nop							
addiu r3, r1, 1							
nop							
nop							
nop							
addiu r4, r3, 1							

Note: If hazard is exposed in ISA, software scheduling is required for correctness! A scheduling mistake can cause undefined behavior.

5.2. Hardware Stalling


Hardware includes control logic that freezes later instructions (in front of pipeline) until earlier instruction (in back of pipeline) has finished producing data value.

Pipeline diagram showing hardware stalling for RAW data hazards

addiu r1, r2, 1							
addiu r3, r1, 1							
addiu r4, r3, 1							

Note: Software scheduling is not required for correctness, but can improve performance! Programmer or compiler schedules independent instructions to reduce the number of cycles spent stalling.

Modifications to datapath/control to support hardware stalling



Deriving the stall signal

	addu	addiu	mul	lw	SW	j	jal	jr	bne
rs_en									
rt_en									
rf_wen									
rf_waddr									


5.3. Hardware Bypassing/Forwarding

Hardware allows values to be sent from an earlier instruction (in back of pipeline) to a later instruction (in front of pipeline) before the earlier instruction has left the pipeline. Sometimes called "forwarding".

Pipeline diagram showing hardware bypassing for RAW data hazards

addiu r1, r2, 1							
addiu r3, r1, 1							
addiu r4, r3, 1							

Adding single bypass path to support limited hardware bypassing




Deriving the bypass and stall signals

Pipeline diagram showing multiple hardware bypass paths

addiu :	r2, r10,	, 1							
addiu :	r2, r11,	, 1							
addiu :	r1, r2,	1							
addiu :	r3, r4,	1							
addiu :	r5, r3,	1							
addu :	r6, r1,	r3							
SW :	r5, 0(r1	L)							
jr :	r6								

Adding all bypass path to support full hardware bypassing



Handling load-use RAW dependencies

ALU-use latency is only one cycle, but load-use latency is two cycles.

1_{11} r1 $0(r2)$															
lw r1, 0(r2)															
addiu r3, r1,	1														
lw r1, 0(r2)															
addiu r3, r1,	1														
	ostall_load_use_X_rs_D =														
ostall_loa	ostall_load_use_X_rs_D = val_D && rs_en_D && val_X && rf_wen_X														
val_D &&	<pre>val_D && rs_en_D && val_X && rf_wen_X</pre>														
**	&& (op_X == 1w)														
ostall loa	<pre>ostall_load_use_X_rt_D =</pre>														
_	ostall_load_use_X_rt_D = val_D && rt_en_D && val_X && rf_wen_X														
&&															
ostall_D =															
val_D &&	(osta	ll_load	d_use_X	_rs_I		ost	all	_loa	ad_u	se_)	[_rt	_D)			
bypass_wad	dr_X_rs	_D =													
val_D &&	rs_en_	D && va	al_X &&	rf_v	ven_	Х									
&&	(inst_	rs_D ==	= rf_wa	ddr_X	K) &	& (1	f_w	addı	r_X	!= ())				
&&	(ор_Х	!= lw)													
bypass_wad	dr_X_rt	_D =													
val_D &&	rt_en_	D && va	al_X &&	rf_v	ven_	X									
&&	(inst_	rt_D ==	= rf_wa	ddr_1	K) &	& (1	f_w	addı	r_X	!= ())				
&&	(op_X	!= lw)													

Pipeline diagram for simple assembly sequence

Draw a pipeline diagram illustrating how the following assembly sequence would execute on a fully bypassed pipelined PARCv1 processor. Include microarchitectural dependency arrows to illustrate how data is transferred along various bypass paths.

lw r1, 0(r2)							
lw r3, 0(r4)							
addu r5, r1, r3							
sw r5, 0(r6)							
addiu r2, r2, 4							
addiu r4, r4, 4							
addiu r6, r6, 4							
addiu r7, r7, -1							
bne r7, r0, loop							

5.4. RAW Data Hazards Through Memory

So far we have only studied RAW data hazards through registers, but we must also carefully consider RAW data hazards through memory.

sw r1, 0(r2)
lw r3, 0(r4) # RAW dependency occurs if R[r2] == R[r4]

sw r1, 0(r2)							
lw r3, 0(r4)							

6. Pipeline Hazards: Control Hazards

Control hazards occur when whether or not an instruction should be executed depends on a control decision made by an earlier instruction We use architectural dependency arrows to illustrate control dependencies in assembly code sequences.

	Statio	Inst	tr Seo	quence	Dy	nami	c Ins	tr Sequence
	addiu j opA opB	r1, foo	r0,	1	addiu j addiu bne	foo r2,	r3,	1
foo:	addiu bne opC opD opE				addiu	r4,	r5,	1
bar:	addiu	r4,	r5,	1				

Using pipeline diagrams to illustrate control hazards

We use microarchitectural dependency arrows to illustrate control hazards on pipeline diagrams.

addiu r1, r0, 1							
j foo							
addiu r2, r3, 1							
bne r0, r1, bar							
addiu r4, r5, 1							

The jump resolution latency and branch resolution latency are the number of cycles we need to delay the fetch of the next instruction in order to avoid any kind of control hazard. Jump resolution latency is two cycles, and branch resolution latency is three cycles.

addiu r1, r0, 1							
j foo							
addiu r2, r3, 1							
bne r0, r1, bar							
addiu r4, r5, 1							

Approaches to resolving control hazards

- Expose in Instruction Set Architecture: Expose control hazards in ISA forcing compiler to explicitly avoid scheduling instructions that would create hazards (i.e., software scheduling for correctness)
- Software Predication: Programmer or compiler converts control flow into data flow by using instructions that conditionally execute based on a data value
- Hardware Speculation: Hardware guesses which way the control flow will go and potentially fetches incorrect instructions; detects when there is a problem and re-executes instructions the instructions that are along the correct control flow
- Software Hints: Programmer or compiler provides hints about whether a conditional branch will be taken or not taken, and hardware can use these hints for more efficient hardware speculation

6.1. Expose in Instruction Set Architecture

Expose branch delay slots as part of the instruction set. Branch delay slots are instructions that follow a jump or branch and are *always* executed regardless of whether a jump or branch is taken or not taken. Compiler tries to insert useful instructions, otherwise inserts nops.

```
addiu r1, r0, 1
     j
             foo
                                    Assume we modify the PARCv1
     nop
                                    instruction set to specify that J,
     opA
                                    JAL, and JR instructions have a
     opB
                                    single-instruction branch delay
foo: addiu r2, r3, 1
                                    slot (i.e., one instruction after a J,
            r0, r1, bar
     bne
                                    JAL, and JR is always executed)
     nop
                                    and the BNE instruction has a
     nop
                                    two-instruction branch delay slot
     opC
                                    (i.e., two instructions after a BNE
     opD
                                    are always executed).
     opE
bar: addiu r4, r5, 1
```

Pipeline diagram showing using branch delay slots for control hazards

addiu r1, r0, 1							
j foo							
nop							
addiu r2, r3, 1							
bne r0, r1, bar							
nop							
nop							
addiu r4, r5, 1							

6.2. Hardware Speculation


Hardware guesses which way the control flow will go and potentially fetches incorrect instructions; detects when there is a problem and re-executes instructions the instructions that are along the correct control flow. For now, we will only consider a simple branch prediction scheme where the hardware always predicts not taken.

Pipeline diagram when branch is not taken

addiu r1, r0, 1							
j foo							
opA							
addiu r2, r3, 1							
bne r0, r1, bar							
opC							
opD							

Pipeline diagram when branch is taken

addiu r1, r0, 1							
j foo							
opA							
addiu r2, r3, 1							
bne r0, r1, bar							
opC							
opD							
addiu r4, r5, 1							



Modifications to datapath/control to support hardware speculation

Deriving the squash signals

```
osquash_j_D = (op_D == j) || (op_D == jal) || (op_D == jr)
osquash_br_X = br_taken_X
```

Our generic stall/squash scheme gives priority to squashes over stalls. A squashed instruction is invalid, so it should not stall the pipeline.


squash_D	= val_D && osquash_X
ostall_D	<pre>= val_D && !squash_D && (ostall_hazard1_D)</pre>
stall_D	= val_D && !squash_D && ostall_D
osquash_D	= val_D && !squash_D && !stall_D && osquash_j_D

Important: PC select logic must give priority to older instructions(i.e., prioritize branches over jumps)!Good quiz question?

Pipeline diagram for simple assembly sequence

Draw a pipeline diagram illustrating how the following assembly sequence would execute on a fully bypassed pipelined PARCv1 processor that uses hardware speculation which always predicts not-taken. **Unlike the "standard" PARCv1 processor, you should also assume that we add a single-instruction branch delay slot to the instruction set.** So this processor will partially expose the control hazard in the instruction, but also use hardware speculation. Include microarchitectural dependency arrows to illustrate both data and control flow.

```
addiu r1, r2, 1
bne r0, r3, foo # assume R[rs] != 0
addiu r4, r5, 1 # instruction is in branch delay slot
addiu r6, r7, 1
...
foo:
   addu r8, r1, r4
   addiu r9, r1, 1
```



6.3. Interrupts and Exceptions

Interrupts and exceptions alter the normal control flow of the program. They are caused by an external or internal event that needs to be processed by the system, and these events are usually unexpected or rare from the program's point of view.

• Asynchronous Interrupts

- Input/output device needs to be serviced
- Timer has expired
- Power distruption or hardware failure

• Synchronous Exceptions

- Undefined opcode, privileged instruction
- Arithmetic overflow, floating-point exception
- Misaligned memory access for instruction fetch or data access
- Memory protection violation
- Virtual memory page faults
- System calls (traps) to jump into the operating system kernel

Interrupts and Exception Semantics


- Interrupts are asynchronous with respect to the program, so the microarchitecture can decide when to service the interrupt
- Exceptions are synchronous with respect to the program, so they must be handled immediately

- To handle an interrupt or exception the hardware/software must:
 - Stop program at current instruction (I), ensure previous insts finished
 - Save cause of interrupt or exception in privileged arch state
 - Save the PC of the instruction *I* in a special register (EPC)
 - Switch to privileged mode
 - Set the PC to the address of either the interrupt or the exception handler
 - Disable interrupts
 - Save the user architectural state
 - Check the type of interrupt or exception
 - Handle the interrupt or exception
 - Enable interrupts
 - Switch to user mode
 - Set the PC to EPC if *I* should be restarted
 - Potentially set PC to EPC+4 if we should skip I


Handling a misaligned data address and syscall exceptions

Static Instr Sequence	Dynamic Instr Sequence
addiu r1, r0, 0x2001 lw r2, 0(r1) syscall opB	addiu r1, r0, 0x2001 lw r2, 0(r1) (excep) opD opE
opC	opF opG
<pre>exception_hander: opD # disable interrupts</pre>	opH addiu EPC, EPC, 4
opE # save user registers	eret
opF # check exception type	syscall (excep)
opG # handle exception opH # enable interrupts addiu EPC, EPC, 4	opD opE opF
eret	орг

Interrupts and Exceptions in a PARCv4? Pipelined Processor



- How should we handle a single instruction which generates multiple exceptions in different stages as it goes down the pipeline?
 - Exceptions in earlier pipeline stages override later exceptions for a given instruction
- How should we handle multiple instructions generating exceptions in different stages at the same or different times?
 - We always want the execution to appear as if we have completely executed one instruction before going onto the next instruction
 - So we want to process the exception corresponding to the earliest instruction in program order first
 - Hold exception flags in pipeline until commit point
 - Commit point is after all exceptions could be generated but before any architectural state has been updated
 - To handle an exception at the commit point: update cause and EPC, squash all stages before the commit point, and set PC to exception handler
- How and where to handle external asynchronous interrupts?
 - Inject asynchronous interrupts at the commit point
 - Asynchronous interrupts will then naturally override exceptions caused by instructions earlier in the pipeline



Modifications to datapath/control to support exceptions

Deriving the squash signals

```
osquash_j_D = (op_D == j) || (op_D == jal) || (op_D == jr)
osquash_br_X = br_taken_X
osquash_xcept_M = exception_M
```

Control logic needs to redirect the front end of the pipeline just like for a jump or branch. Again, squashes take priority over stalls, and PC select logic must give priority to older instructions (i.e., priortize exceptions, over branches, over jumps)!

Pipeline diagram of exception handling

```
addiu r1, r0, 0x2001
       r2, 0(r1) # assume causes misaligned address exception
  lw
                   # causes a syscall exception
 syscall
 opB
 opC
  . . .
exception_hander:
 opD
      # disable interrupts
 opE # save user registers
 opF # check exception type
 opG # handle exception
 opH # enable interrupts
 addiu EPC, EPC, 4
  eret
```

7. Pipeline Hazards: Structural Hazards

Structural hazards occur when an instruction in the pipeline needs a resource being used by another instruction in the pipeline. The PARCv1 processor pipeline is specifically designed to avoid any structural hazards.

Let's introduce a structural hazard by allowing ADDU, ADDIU, MUL, and JAL instructions to write to the register file in the M stage instead of waiting until the W stage. We would need to add another writeback mux in the W stage and carefully handle bypassing.

Using pipeline diagrams to illustrate structural hazards

We use structural dependency arrows to illustrate structural hazards.

addiu r1, r2, 1							
addiu r3, r4, 1							
lw r5, 0(r6)							
addiu r7, r8, 1							

Approaches to resolving structural hazards

- Expose in Instruction Set Architecture: Expose structural hazards in ISA forcing compiler to explicitly avoid scheduling instructions that would create hazards (i.e., software scheduling for correctness)
- Hardware Stalling: Hardware includes control logic that freezes later instructions until earlier instruction has finished using the shared resource; software scheduling can still be used to avoid stalling (i.e., software scheduling for performance)
- Hardware Duplication: Add more hardware so that each instruction can access separate resources at the same time

7.1. Expose in Instruction Set Architecture

Insert independent instructions or nops to delay an ADDU, ADDIU, MUL, or JAL instructions if they follow a LW instruction.

Pipeline diagram showing software scheduling for structural hazards

addiu r1, r2, 1							
addiu r3, r4, 1							
lw r5, 0(r6)							
nop							
addiu r7, r8, 1							

7.2. Hardware Stalling

Hardware includes control logic that freezes an ADDU, ADDIU, MUL, or JAL instruction if a LW instruction is ahead in the pipeline.

Pipeline diagram showing hardware stalling for structural hazards

addiu r1, r2, 3	1							
addiu r3, r4, :	1							
lw r5, 0(r6)								
addiu r7, r8, 3	1							


Deriving the stall signal

ostall_wport_hazard_D = val_D && rf_wen_D && val_X && (op_X == lw)

Stall far before the structural hazard actually occurs, because we know exactly how instructions move down the pipeline. Also possible to use dynamic arbitration in the back-end of the pipeline.

7.3. Hardware Duplication

Add a second write port so that an ADDU, ADDIU, MUL, or JAL instruction can writeback to the register file at the same time as a LW.



Does allowing early writeback help performance in the first place?

addiu r1, r2, 1							
addiu r3, r1, 1							
addiu r4, r3, 1							
addiu r5, r4, 1							
addiu r6, r5, 1							
addiu r7, r6, 1							

8. Pipeline Hazards: WAW and WAR Name Hazards

WAW dependencies occur when an instruction overwrites a register than an earlier instruction has already written. WAR dependencies occur when an instruction writes a register than an earlier instruction needs to read. We use architectural dependency arrows to illustrate WAW and WAR dependencies in assembly code sequences.

mul r1, r2, r3
addiu r4, r6, 1
addiu r1, r5, 1

WAW name hazards occur when an instruction in the pipeline writes a register before an earlier instruction (in back of the pipeline) has had a chance to write that same register.

WAR name hazards occur when an instruction in the pipeline writes a register before an earlier instuction (in back of pipeline) has had a chance to read that same register.

The PARCv1 processor pipeline is specifically designed to avoid any WAW or WAR name hazards. Instructions always write the registerfile in-order in the same stage, and instructions always read registers in the front of the pipeline and write registers in the back of the pipeline.

Let's introduce a WAW name hazard by using an iterative variable latency multiplier, and allowing other instructions to continue executing while the multiplier is working.

Using pipeline diagrams to illustrate WAW name hazards

We use microarchitectural dependency arrows to illustrate WAW hazards on pipeline diagrams.

mul	r1,	r2,	r3							
addiu	r4,	r6,	1							
addiu	r1,	r5,	1							

Approaches to resolving structural hazards

- Software Renaming: Programmer or compiler changes the register names to avoid creating name hazards
- Hardware Renaming: Hardware dynamically changes the register names to avoid creating name hazards
- Hardware Stalling: Hardware includes control logic that freezes later instructions until earlier instruction has finished either writing or reading the problematic register name

8.1. Software Renaming

As long as we have enough architectural registers, renaming registers in software is easy. WAW and WAR dependencies occur because we have a finite number of architectural registers.

mul r1, r2, r3
addiu r4, r6, 1
addiu r7, r5, 1

8.2. Hardware Stalling

Simplest approach is to add stall logic in the decode stage similar to what the approach used to resolve other hazards.

mul	r1,	r2,	r3							
addiu	r4,	r6,	1							
addiu	r1,	r5,	1							

Deriving the stall signal


ostall_struct_hazard_D = val_D && (op_D == MUL) && !imul_rdy_D

9. Summary of Processor Performance

 $\frac{\text{Time}}{\text{Program}} = \frac{\text{Instructions}}{\text{Program}} \times \frac{\text{Cycles}}{\text{Instruction}} \times \frac{\text{Time}}{\text{Cycles}}$

Results for vector-vector add example

Microarchitecture	Inst	CPI	Cycle Time	Exec Time
Single-Cycle Processor	576	1.0	74τ	$43 \mathrm{k}\tau$
FSM Processor	576	6.5	40 au	$150 \mathrm{k}\tau$
Pipelined Processor	576			



Estimating cycle time for pipelined processor

- register read = 1τ
- register write $= 1\tau$
- regfile read $= 10\tau$
- regfile write $= 10\tau$
- memory read = 20τ
- memory write = 20τ

- +4 unit = 4τ
- sext unit $= 1\tau$
- br_tgen = 8τ
- j_tgen = 1τ
- mux = 3τ
- multiplier $= 20\tau$
- alu = 10τ

Estimating execution time


Using our first-order equation for processor performance, how long in τ will it take to execute the vvadd example assuming n is 64?

```
loop:
lw r12, 0(r4)
lw r13, 0(r5)
addu r14, r12, r13
sw r14, 0(r6)
addiu r4, r4, 4
addiu r5, r5, 4
addiu r6, r6, 4
addiu r7, r7, -1
bne r7, r0, loop
jr r31
```

lw											
lw											
addu											
sw											
addiu											
addiu											
addiu											
addiu											
bne											
opA											
орВ											
lw											


Using our first-order equation for processor performance, how long in τ will it take to execute the mystery program assuming n is 64 and that we find a match on the last element.

```
addiu r12, r0, 0
loop:
lw r13, 0(r4)
bne r13, r6, foo
addiu r2, r12, 0
jr r31
foo:
addiu r4, r4, 4
addiu r12, r12, 1
bne r12, r5, loop
addiu r2, r0, -1
jr r31
```



10. Case Study: Transition from CISC to RISC

- Microcoding thrived in the 1970's
 - ROMs significantly faster than DRAMs
 - For complex instruction sets, microcode was cheaper and simpler
 - New instructions supported without modifying datapath
 - Fixing bugs in controller is easier
 - ISA compatibility across models relatively straight-forward



[—] Maurice Wilkes, 1954


	M30	M40	M50	M65
Datapath width (bits)	8	16	32	64
µinst width (bits)	50	52	85	87
µcode size (1K µinsts)	4	4	2.75	2.75
µstore technology	CCROS	TCROS	BCROS	BCROS
µstore cycle (ns)	750	625	500	200
Memory cycle (ns)	1500	2500	2000	750
Rental fee (\$K/month)	4	7	15	35

10.1. Example CISC: IBM 360/M30


TROS = transformer read-only storage (magnetic storage) BCROS = balanced capacitor read-only storage (capacitive storage) CCROS = card capacitor read-only storage (metal punch cards, replace in field)

Only the fastest models (75,95) were hardwired

IBM 360/M30 microprogram for register-register logical OR



IBM 360/M30 microprogram for register-register binary ADD




Analyzing Microcoded Machines

- John Cocke and group at IBM
 - Working on a simple pipelined processor, 801, and advanced compilers
 - Ported experimental PL8 compiler to IBM 370, and only used simple register-register and load/store instructions similar to 801
 - Code ran faster than other existing compilers that used all 370 instructions! (up to 6 MIPS, whereas 2 MIPS considered good before)
- Joel Emer and Douglas Clark at DEC
 - Measured VAX-11/780 using external hardware
 - Found it was actually a 0.5 MIPS machine, not a 1 MIPS machine
 - 20% of VAX instrs = 60% of μ code, but only 0.2% of the dynamic execution
- VAX 8800, high-end VAX in 1984
 - Control store: 16K×147b RAM, Unified Cache: 64K×8b RAM
 - 4.5× more microstore RAM than cache RAM!

From CISC to RISC

- Key changes in technology constraints
 - Logic, RAM, ROM all implemented with MOS transistors
 - RAM \approx same speed as ROM
- Use fast RAM to build fast instruction cache of user-visible instructions, not fixed hardware microfragments
 - Change contents of fast instruction memory to fit what app needs
- Use simple ISA to enable hardwired pipelined implementation
 - Most compiled code only used a few of CISC instructions
 - Simpler encoding allowed pipelined implementations
 - Load/Store Reg-Reg ISA as opposed to Mem-Mem ISA
- Further benefit with integration
 - Early 1980's \rightarrow fit 32-bit datapath, small caches on single chip
 - No chip crossing in common case allows faster operation



10.2. Example RISC: MIPS R2K

- MIPS R2K is one of the first popular pipelined RISC processors
- MIPS R2K implements the MIPS I instruction set
- MIPS = Microprocessor without Interlocked Pipeline Stages
- MIPS I used software scheduling to avoid some RAW hazards by including a single-instruction load-use delay slot
- MIPS I used software scheduling to avoid some control hazards by including a single-instruction branch delay slot

One-Instr Branch Delay Slot

```
addiu r1, r2, 1

j foo

addiu r3, r4, 1 # BDS

...

foo:

addiu r5, r6, 1

bne r7, r8, bar

addiu r9, r10, 1 # BDS

...


bar:

Present in all MIPS instruction
```

Present in all MIPS instruction sets; not possible to depricate and still enable legacy code to execute on new microarchitectures lw r1, 0(r2)
lw r3, 0(r4)
addiu r2, r2, 4 # LDS
addu r5, r1, r3

One-Instr Load-Use Delay Slot


Deprecated in MIPS II instruction set; legacy code can still execute on new microarchitectures, but code using the MIPS II instruction set can rely in hardware stalling




10.2. Example RISC: MIPS R2K

MIPS R2K Microarchitecture


The pipelined datapath and control were located on a single die. Cache control and memory management unit were also integrated on-die, but the actual tag and data storage for the cache was located off-chip.




Used two-phase clocking to enable five pipeline stages to fit into four clock cycles. This avoided the need for explicit bypassing from the W stage to the end of the D stage.




Two-phase clocking enabled a single-cycle branch resolution latency since register read, branch address generation, and branch comparison can fit in a single cycle.



MIPS R2K VLSI Design




Process: 2 μm, two metal layers Clock Frequency: 8–15 MHz Size: 110K transistors, 80 mm²




⁻⁻ H&P, Appendix J, from Bhandarkar and Clark, 1991

CISC/RISC Convergence



MIPS R10K uses sophisticated out-of-order engine; branch delay slot not useful

- Gwennap, MPR, 1994



Intel Nehalem frontend breaks x86 CISC into smaller RISC-like μops; μcode engine handles rarely used complex instr

- Kanter, Real World Technologies, 2009

Microprogamming Today

- Microprogramming is far from extinct
- Played a crucial role in microprocessors of the 1980s (DEC VAX, Motorola 68K series, Intel 386/486)
- Microprogramming plays assisting role in many modern processors (AMD Phenom, Intel Nehalem, Intel Atom, IBM Z196)
 - 761 Z196 instructions executed with hardwired control
 - 219 Z196 "complex" instructions always executed with microcode
 - 24 Z196 instructions conditionally executed with microcode
- Patchable microcode common for post-fabrication bug fixes (Intel processors load µcode patches at bootup)