ECE 4750 Computer Architecture, Fall 2015 T01 Fundamental Processor Concepts

School of Electrical and Computer Engineering Cornell University

revision: 2015-09-05-13-33

1	Inst	ruction Set Architecture	2
	1.1.	IBM 360 Instruction Set Architecture	4
	1.2.	MIPS32 Instruction Set Architecture	6
	1.3.	PARC Instruction Set Architecture	10
2	Proc	essor Functional-Level Model	12
	2.1.	Transactions and Steps	12
	2.2.	Simple Assembly Example	13
	2.3.	PARCv1 VVAdd Asm and C Program	14
	2.4.	PARCv1 Mystery Asm and C Program	15
3	Proc	essor/Laundry Analogy	16
	3.1.	Arch vs. $\mu Arch$ vs. VLSI Impl \hdots	16
	3.2.	Processor Microarchitectural Design Patterns	17
	3.3.	Transaction Diagrams	18
4	Ana	lyzing Processor Performance	19

1. Instruction Set Architecture

- By early 1960's, IBM had several incompatible lines of computers!
 - Defense : 701
 - Scientific : 704, 709, 7090, 7094
 - Business : 702, 705, 7080
 - Mid-Sized Business : 1400
 - Decimal Architectures : 7070, 7072, 7074
- Each system had its own:
 - Implementation and potentially even technology
 - Instruction set
 - I/O system and secondary storage (tapes, drums, disks)
 - Assemblers, compilers, libraries, etc
 - Application niche
- IBM 360 was the first line of machines to separate ISA from microarchitecture
 - Enabled same software to run on different current and future microarchitectures
 - Reduced impact of modifying the microarchitecture enabling rapid innovation in hardware

Application						
Algorithm						
Programming Language						
Operating System						
Instruction Set Architecture						
Microarchitecture						
Register-Transfer Level						
Gate Level						
Circuits						
Devices						
Physics						

... the structure of a computer that a machine language programmer must understand to write a correct (timing independent) program for that machine.

— Amdahl, Blaauw, Brooks, 1964

ISA is the contract between software and hardware

- 1.
 - Representations for characters, integers, floating-point
 - Integer formats can be signed or unsigned
 - Floating-point formats can be single- or double-precision
 - Byte addresses can ordered within a word as either little- or big-endian
- 2.
 - Registers: general-purpose, floating-point, control
 - Memory: different addresses spaces for heap, stack, I/O
- 3.
 - Register: operand stored in registers
 - Immediate: operand is an immediate in the instruction
 - Direct: address of operand in memory is stored in instruction
 - Register Indirect: address of operand in memory is stored in register
 - Displacement: register indirect, addr is added to immediate
 - Autoincrement/decrement: register indirect, addr is automatically adj
 - PC-Relative: displacement is added to the program counter
- 4.
 - Integer and floating-point arithmetic instructions
 - Register and memory data movement instructions
 - Control transfer instructions
 - System control instructions
- 5.
 - Opcode, addresses of operands and destination, next instruction
 - Variable length vs. fixed length

1.1. IBM 360 Instruction Set Architecture

- How is data represented?
 - 8-bit bytes, 16-bit half-words, 32-bit words, 64-bit double-words
 - IBM 360 is why bytes are 8-bits long today!
- Where can data be stored?
 - 2²⁴ 32-bit memory locations
 - 16 general-purpose 32-bit registers and 4 floating-point 64-bit registers
 - Condition codes, control flags, program counter
- What operations can be done on data?
 - Large number of arithmetic, data movement, and control instructions



M[B1 + D1] +M[B1 + D1] op M[B2 + D2]

	Model 30	Model 70
Storage	8–64 KB	256–512 KB
Datapath	8-bit	64-bit
Circuit Delay	30 ns/level	5 ns/level
Local Store	Main store	Transistor registers
Control Store	Read only 1µs	Conventional circuits

- IBM 360 instruction set architecture completely hid the underlying technological differences between various models
- Significant Milestone: The first true ISA designed as a portable hardware-software interface
- IBM 360: 50 years later ... The zSeries z13 Microprocessor
 - 5 GHz in IBM 22 nm SOI
 - 4B transistors in 678 mm²
 - 17 metal layers
 - ≈ 20 K pads
 - Eight cores per chip
 - Aggressive out-of-order execution
 - Four-level cache hierarchy
 - On-chip 64MB eDRAM L3 cache
 - Off-chip 480MB eDRAM L4 cache
 - Can still run IBM 360 code!

MC Drvrs MCU MC Rcvrs L3 Core0 Core2 Core4 L3 Logic 3DIR L3 Core1 Core6 L3 L3 Logic L3DIR Core3 Core5 Core7 L3

J. Warnock, et al., "22nm Next-Generation IBM System-Z Microprocessor," Int'l Solid-State Circuits Conference, Feb. 2015.

1.2. MIPS32 Instruction Set Architecture

- How is data represented?
 - 8-bit bytes, 16-bit half-words, 32-bit words
 - 32-bit single-precision, 64-bit double-precision floating point
- Where can data be stored?
 - 2³² 32-bit memory locations
 - 32 general-purpose 32-bit registers, 32 SP (16 DP) floating-point registers
 - FP status register, Program counter
- How can data be accessed?
 - Register, register indirect, displacement
- What operations can be done on data?
 - Large number of arithmetic, data movement, and control instructions
- How are instructions encoded?
 - Fixed-length 32-bit instructions



MIPS R2K: 1986, single-issue, in-order, off-chip caches, 2 μm, 8–15 MHz, 110K transistors, 80 mm²



 $\begin{array}{l} \textbf{MIPS R10K: } 1996, \, quad-issue, \\ out-of-order, \, on-chip \, caches, \, 0.35 \, \mu\text{m}, \\ 200 \, \text{MHz}, \, 6.8 \text{M} \, transistors, \, 300 \, \text{mm}^2 \end{array}$

31		26	25		21	20	16	15	0
	ADDIU 001001			rs		rt	-	immediate	
_	6			5		5		16	_
	Format: 2	ADDI	U rt,	rs,	imme	diate		1	MIPS32

Format: ADDIU rt, rs, immediate

Purpose: Add Immediate Unsigned Word

To add a constant to a 32-bit integer

Description: GPR[rt] ← GPR[rs] + immediate

The 16-bit signed immediate is added to the 32-bit value in GPR rs and the 32-bit arithmetic result is placed into GPR rt.

No Integer Overflow exception occurs under any circumstances.

Restrictions:

None

Operation:

 $GPR[rt] \leftarrow temp$

Exceptions:

None

Programming Notes:

The term "unsigned" in the instruction name is a misnomer; this operation is 32-bit modulo arithmetic that does not trap on overflow. This instruction is appropriate for unsigned arithmetic, such as address arithmetic, or integer arithmetic environments that ignore overflow, such as C language arithmetic.

31	26	25 21	20 16	15	0
LW 100011		base	rt	offset	
6		5	5	16	
Format: 1	LW rt	, offset(base)		MIPS32

Purpose: Load Word

To load a word from memory as a signed value

Description: GPR[rt] ← memory[GPR[base] + offset]

The contents of the 32-bit word at the memory location specified by the aligned effective address are fetched, signextended to the GPR register length if necessary, and placed in GPR *tt*. The 16-bit signed *offset* is added to the contents of GPR *base* to form the effective address.

Restrictions:

The effective address must be naturally-aligned. If either of the 2 least-significant bits of the address is non-zero, an Address Error exception occurs.

Operation:

```
vAddr ← sign_extend(offset) + GPR[base]
if vAddr<sub>1.0</sub> ≠ 0<sup>2</sup> then
SignalException(AddressError)
endif
(pAddr, CCA) ← AddressTranslation (vAddr, DATA, LOAD)
memword ← LoadMemory (CCA, WORD, pAddr, vAddr, DATA)
GPR[rt] ← memword
```

Exceptions:

TLB Refill, TLB Invalid, Bus Error, Address Error, Watch

31	26	3 25 21	20 16	15 0)
E 00	BNE 10101	rs	rt	offset	
	6	5	5	16	_
Form	at: BNE	rs, rt, offset		Ν	MIPS32

Purpose: Branch on Not Equal

To compare GPRs then do a PC-relative conditional branch

Description: if GPR[rs] ≠ GPR[rt] then branch

An 18-bit signed offset (the 16-bit offset field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.

If the contents of GPR rs and GPR rt are not equal, branch to the effective target address after the instruction in the delay slot is executed.

Restrictions:

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

Operation:

Exceptions:

None

Programming Notes:

With the 18-bit signed instruction offset, the conditional branch range is \pm 128 KBytes. Use jump (J) or jump register (JR) instructions to branch to addresses outside this range.

1.3. PARC Instruction Set Architecture

http://www.csl.cornell.edu/courses/ece4750/handouts

- Subset of MIPS32 with several important differences
 - Only little-endian, very simple address translation
 - No hi/lo registers, only 32 general purpose registers
 - Multiply and divide instructions target general purpose registers
 - Only a subset of all MIPS32 instructions
 - No branch delay slot
- PARCv1: Very small subset suitable for examples



- **PARCv2:** Subset suitable for executing simple C programs without system calls (i.e., open, write, read)
 - subu, and, or, nor, xor, andi, ori, xori, lui
 - slt, sltu, slti, sltiu, sll, srl, sra, srav, srlv, sllv
 - bgtz, bltz, bgez, blez
 - mfc0, mtc0 (stats_en, core_id, num_cores)
- **PARCv3:** Subset suitable for executing real C/C++ single-threaded and parallel programs with system calls

```
jalr
div, divu, rem, remu
lb, lbu, lh, lhu, sb, sh
movn, movz
amo.add, amo.and, amo.or, sync
syscall, eret
add.s, sub.s, mul.s, div.s, c.<cond>.s, cvt.s.w, trunc.w.s
mtx, mfx, mtxr, mfxr
```

PARCv1 instruction assembly, semantics, and encoding

addu rd, rs, rt	6	5	5	5	5	6
$R[\texttt{rd}] \gets R[\texttt{rs}] + R[\texttt{rt}]$	000000) rs	rt	rd	00000	100001
$PC \leftarrow PC+4$	31 2	26 25 21	1 20 16	15 11	10 6	5 0
oddiu rt ra imm	6	Б	5		16	
P[n+1] = P[n-1] = covt(imm)	001001	5	3		10	
$R[IC] \leftarrow R[IS] + Sext(IIIII)$	001001	l rs	rt		oiiset	,
$\Gamma C \leftarrow \Gamma C + 4$	31 2	26 25 21	1 20 16	15		0
mul rd, rs, rt	6	5	5	5	5	6
$\texttt{R[rd]} \gets \texttt{R[rs]} \times \texttt{R[rt]}$	011100) rs	rt	rd	00000	000010
$PC \leftarrow PC+4$	31 :	26 25 21	1 20 16	15 11	10 6	5 0
	<i>.</i>	-	_		17	
IW rt, offset(rs)	6	5	5		16	
$R[tc] \leftarrow M[R[ts] + Sext(offset)]$	100011		rt I	15	oiiset	,
	31 .	26 25 21	1 20 16	15		0
sw rt, offset(rs)	6	5	5		16	
$M[\texttt{R[rs]} + \texttt{sext}(\texttt{offset})] \gets R[\texttt{rt}]$	101011	l rs	rt		offset	;
$PC \leftarrow PC+4$	31	26 25 21	1 20 16	15		0
i toma	6			26		
$PC \neq \{ (PC + 4) [31, 28] + 27\pi 00 \}$	000010			20		
$1 \leftarrow (1 \leftarrow +)[01.20], targ, 00)$	21	26.25		targ		0
	51 .	20 23				0
jal targ	6			26		
$R[31] \leftarrow PC + 4;$	000011	1		targ		
$PC \leftarrow \{(PC+4)[31{:}28],\texttt{targ},00\}$	31 2	26 25				0
ir ra	6	Б	5	5	5	6
$PC \leftarrow R[rs]$		$r_{\rm s}$		00000		001000
	31	26 25 21	20 16	15 11	10 6	5 0
			10			- 0
bne rs, rt, offset	6	5	5		16	
if(R[rs] != R[rt])	000101	l rs	rt		offset	;
$PC \leftarrow (PC + 4 + (4 \times \text{sext(offset})$) 31	26 25 21	1 20 16	15		0

2. Processor Functional-Level Model



2.1. Transactions and Steps

- We can think of each instruction as a transaction
- Executing a transaction involves a sequence of steps

	addu	addiu	mul	lw	sw	j	jal	jr	bne
Fetch Instruction									
Decode Instruction									
Read Registers									
Register Arithmetic									
Read Memory									
Write Memory									
Write Registers									
Update PC									

2.2. Simple Assembly Example

Static	Asm Se	eque	nce	Instruction Semantics
loop:	lw	r1,	0(r2)	
	addu	r3,	r3, r1	
	addiu	r2,	r2, 4	
	bne	r1,	r0, loop	

Worksheet illustrating processor functional-level model

Table illustrating processor functional-level model

РС	Dynam	nic Asm Sequence	r1	r2	r3
	lw	r1, 0(r2)			
	addu	r3, r3, r1			
	addiu	r2, r2, 4			
	bne	r1, r0, loop			
	lw	r1, 0(r2)			
	addu	r3, r3, r1			

2.3. PARCv1 Vector-Vector Add Assembly and C Program

C code for doing element-wise vector addition.

Equivalent PARCv1 assembly code. Recall that arguments are passed in r4–r7, return value is stored to r2, and return address is stored in r31.

Note that we are ignoring the fact that our assembly code will not function correctly if $n \le 0$. Our assembly code would need an additional check before entering the loop to ensure that n > 0. Unless otherwise stated, we will assume in this course that array bounds are greater than zero to simplify our analysis.

2.4. PARCv1 Mystery Assembly and C Program

What is the C code corresponding to the PARCv1 assembly shown below? Assume assembly implements a function.

```
addiu r12, r0, 0

loop:

lw r13, 0(r4)

bne r13, r6, foo

addiu r2, r12, 0

jr r31

foo:

addiu r4, r4, 4

addiu r12, r12, 1

bne r12, r5, loop

addiu r2, r0, -1

jr r31
```

3. Processor/Laundry Analogy

- Processor
 - Instructions are "transactions" that execute on a processor
 - Architecture: defines the hardware/software interface
 - Microarchitecture: how hardware executes sequence of instructions
- Laundry
 - Cleaning a load of laundry is a "transaction"
 - Architecture: high-level specification, dirty clothes in, clean clothes out
 - Microarchitecture: how laundry room actually processes multiple loads

3.1. Arch vs. µArch vs. VLSI Impl

ARM VLSI Implementation

Samsung Exynos Octa

NVIDIA Tegra 2

3.2. Processor Microarchitectural Design Patterns

Fixed Time Slot Laundry (Single-Cycle Processors)

Variable Time Slot Laundry (FSM Processors)

Pipelined Laundry

17

3.3. Transaction Diagrams

W: Washing

Key Concepts

- Transaction latency is the time to complete a single transaction
- Execution time or total latency is the time to complete a sequence of transactions
- Throughput is the number of transactions executed per unit time

4. Analyzing Processor Performance

 $\frac{\text{Time}}{\text{Program}} = \frac{\text{Instructions}}{\text{Program}} \times \frac{\text{Cycles}}{\text{Instruction}} \times \frac{\text{Time}}{\text{Cycles}}$

- Instructions / program depends on source code, compiler, ISA
- Cycles / instruction (CPI) depends on ISA, microarchitecture
- Time / cycle depends upon microarchitecture and implementation

Using our first-order equation for processor performance and a functional-level model, the execution time is just the number of dynamic instructions.

Microarchitecture	CPI	Cycle Time
Single-Cycle Processor	1	long
FSM Processor	>1	short
Pipelined Processor	≈ 1	short

Students often confuse "Cycle Time" with the execution time of a sequence of transactions measured in cycles. "Cycle Time" is the clock period or the inverse of the clock frequency.

Estimating dynamic instruction count

Estimate the dynamic instruction count for the vector-vector add example assuming n is 64?

```
loop:
lw r12, 0(r4)
lw r13, 0(r5)
addu r14, r12, r13
sw r14, 0(r6)
addiu r4, r4, 4
addiu r5, r5, 4
addiu r6, r6, 4
addiu r7, r7, -1
bne r7, r0, loop
jr r31
```

Estimate the dynamic instruction count for the mystery program assuming n is 64 and that we find a match on the final element.

```
addiu r12, r0, 0
loop:
lw r13, 0(r4)
bne r13, r6, foo
addiu r2, r12, 0
jr r31
foo:
addiu r4, r4, 4
addiu r12, r12, 1
bne r12, r5, loop
addiu r2, r0, -1
jr r31
```