

# ECE 4750 Computer Architecture, Fall 2015

## T14 Advanced Processors: Speculative Execution

School of Electrical and Computer Engineering  
Cornell University

revision: 2015-11-23-09-50


<b>1</b>	<b>Speculative Execution with Late Recovery</b>	<b>2</b>
<b>2</b>	<b>Speculative Execution with Early Recovery</b>	<b>4</b>
2.1.	Adding Speculative Bits . . . . .	4
2.2.	Adding Rename-Table Snapshots . . . . .	6
<b>3</b>	<b>Complete Out-of-Order Superscalar PARCv2 Processor</b>	<b>8</b>

# 1. Speculative Execution with Late Recovery

```

MUL r1, r2, r3
MUL r4, r1, r5
LW r6, 0(r7)
ADDW r8, r9, 1
ADDW r10, r8, 1
MUL r11, r4, r12
MUL r13, r11, r14
    
```


next window



- Every instruction is actually speculative because an older in-flight instruction might cause an exception
- We recover from exceptions at the commit point (C-stage) which is late in the pipeline

```

MUL r1, r2, r3
MUL r4, r1, r5
SW r4, 0(r6)
LW r7, 0(r8)
ADDW r8, r7, 1
ADDW r9, r8, 1
MUL r10, r4, r11
MUL r12, r10, r13
    
```



- With out-of-order load/store issue, loads (and dependent instructions) are also speculative
- We recover from incorrect speculation in the C stage which is late in the pipeline

## 1. Speculative Execution with Late Recovery

---

- Branches also require speculative execution
- Recover mispredictions late in the pipeline?

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
a:lw r1, 0(r2)																
b:mul r3, r1, r4																
c:sw r3, 0(r5)																
d:addiu r2, r2, 4																
e:addiu r5, r5, 4																
f:addiu r6, r6, -1																
g:bne r6, r0, loop																


- Branches are far more common than exceptions and memory-dependence violations
- Accurate branch prediction helps, but some branches are just inherently difficult to predict
- **Key Idea:** Recover from branch mispredictions as soon as possible

## 2. Speculative Execution with Early Recovery

We will explore early recovery in two steps:

- Adding speculative bits
- Adding rename-table snapshots

### 2.1. Adding Speculative Bits



- Add a speculative bit to the IQ, ROB, FSB, FLB, and functional units
- Add a speculative mode bit in the D stage
- In D stage for a branch
  - Set speculative mode bit
  - All inst after branch carry speculative bit into IQ, ROB, FSB, LB, func units
- In X stage for a correctly predicted branch
  - Broadcast clear speculative bit from X stage to all data structures
- In X stage for an incorrectly predicted branch
  - Broadcast squash signal from X stage to all of these data structures
  - Each data structure invalidates entry/inst for which speculative bit is set
  - Start fetching from correct address
- Multiple speculative enable multiple speculative branches in flight
  - Given instruction can be squashed by multiple branches
  - Treat multiple speculative bits as “branch mask”

**Do not copy ARF into PRF on branch misprediction recovery**


	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
a: addiu r1, r2, 1																
b: branch L1																
c: addiu r1, r3, 1																
d: opA																
e: opB																
f: opC																
g: opD																
h: L1: addiu r4, r1, 1																

**Copy ARF into PRF on branch misprediction recovery**

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
a: addiu r1, r2, 1																
b: addiu r1, r3, 1																
c: addiu r4, r1, 1																
d: branch L1																
e: opA																
f: opB																
g: opC																
h: opD																
i: L1: addiu r5, r6, 1																

- Need to make copy of “precise” ARF in D on every branch ...
- ... but ARF is not precise in D
- Need “view” of what precise ARF would be in D on every branch ...
- ... this is the rename table!

## 2.2. Adding Rename-Table Snapshots



- Add a speculative bit to the IQ, ROB, FSB, FLB, and functional units
- Add a speculative mode bit in the D stage
- **Add a rename table snapshot in the D stage**
- In D stage for a branch
  - Set speculative mode bit
  - All inst after branch carry speculative bit into IQ, ROB, FSB, LB, func units
  - **Create a RT snapshot to save “view” of precise ARF for branch**
- In X stage for a correctly predicted branch
  - Broadcast clear speculative bit from X stage to all data structures
- In X stage for an incorrectly predicted branch
  - Broadcast squash signal from X stage to all of these data structures
  - Each data structure invalidates entry/inst for which speculative bit is set
  - **Restore RT from snapshot**
  - Start fetching from correct address
- Need multiple speculative bits and multiple snapshots to support multiple speculative branches in flight


**RT snapshots squash speculative state**

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
a: addiu r1, r2, 1																
b: branch L1																
c: addiu r1, r3, 1																
d: opA																
e: opB																
f: opC																
g: opD																
h: L1: addiu r4, r1, 1																

**RT snapshots prevent overwriting non-speculative state**

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
a: addiu r1, r2, 1																
b: addiu r1, r3, 1																
c: addiu r4, r1, 1																
d: branch L1																
e: opA																
f: opB																
g: opC																
h: opD																
i: L1: addiu r5, r6, 1																

### 3. Complete Out-of-Order Superscalar PARCv2 Processor



- **Superscalar execution:** two-way every stage, aligned fetch blocks
- **Out-of-order execution:** IO2L with IQ and ROB
- **Register renaming:** pointer-based scheme with URF and ART
- **Memory disambiguation:** OOO load/store issue with FSB and FLB
- **Branch prediction:** BTB with generalized two-level BHT
- **Speculative execution:** speculative bits with rename table snapshots

#### Vector-Vector Add Microbenchmark

Microarchitecture	cycles/itr	actual	actual	peak
		CPI	IPC	IPC
In-Order Single-Issue PARCv1	12	1.33	0.75	1
In-Order Dual-Issue PARCv1	10	1.11	0.90	2
Out-of-Order Dual-Issue PARCv1	5	0.55	1.80	2